ELFXL@@.,FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFzR| 8@D-D@P @  P @PD-D 8TD-D@P @   @PD-D 4D-D0L 0  0LD-8D-D@P @   @PD-D HD-Dp\ `  @ p\D-D <PxD-DPT @  < PTD-D LD-D\ `   \D-D LD-D\ `  t \D-D L0D-D\ `   \D-D 4D-D@P 0 L @PD-D 4PD-D0L 0 h 0LD-<D-D`T @  x `TD-D H0D-Dp\ `  h p\D-D L|D-D\ `  ` \D-D @LD-DPT P   PTD-D DtD-DPT P  $ PTD-D DXD-D`X `  | `XD-D <lD-D@P @   @PD-D 4D-D0L 0 | 0LD-D <dD-DPT P , PTD-HXHD-D`X `   `XD-D <DD-D@P @    @PD-D 4D-D0L 0  0LD-4D-D0L 0  0LD-<TD-D@P @   @PD-D LHD-D\ `   \D-D @D-D`X P  @ `XD-D L(hD-D\ `   \D-D @xD-DPT P    PTD-D <PD-D@P @   @PD-D ,xD-D H   H  HD-D 0,D-D H   d  HD-D ,`xD-D H   H  HD-D 0D-D H   d  HD-D @D-DPT P   PTD-D L D-D\ `   \D-D 4X D-D0L 0 P 0LD-D ( 0D-D H  P  HD-@ D-DPT P  X PTD-D 8 XD-D@P 0   @PD-D L< $D-D\ `   \D-D @ D-DPT P  PTD-8 D-D@P @ X @PD-0 D-D H   d  HD-D 4@ D-D0L 0 l 0LD-D 4x D-D0L 0  0LD-D 0 D-D H   d  HD-D < D-DPT @   PTD-D L$ D-D\ `   \D-D @t D-DPT P   PTD-D @ D-DPT P   PTD-D @ D-DPT P   PTD-D @@ D-DPT P   PTD-D H D-D`X `   `XD-D ( XD-D H  x  HD-( 0D-DD X DD-(((D-DD P DD-4TD-D@P 0  @PD-D 8PD-DPT @   PTD-D 8,D-D@P @  @PD-HPD-D`X `   `XD-D @PPD-DPT P   PTD-D DD-DPT P   PTD-D @PD-DPT P   PTD-D L d#D-D\ `   \D-D (pDD-D H  d  HD-8D-D0L 0 , 0LD-D HD-D`X `  $ `XD-D <$D-D@P @  h @PD-D 0dD-D0L 0  0LD-HD-D`X `   `XD-D H D-Dp\ `   p\D-D 00D-D0L 0  0LD-<d\D-DPT @  X PTD-D HD-Dp\ `   p\D-D 8D-D@P 0  @PD-D H,D-Dp\ `   p\D-D (x,D-D H  L  HD-8D-D@P @  @PD-8(D-D@P 0  @PD-D ,\D-D H  |  HD-8LD-D@P 0 t @PD-D ,D-D H    HD-HD-Dp\ ` L p\D-0pD-D0L 0 H 0LD-@8 D-D`X P   `XD-D 0|pD-D0L 0 H 0LD-@ D-D`X P   `XD-D 0pD-D0L 0 H 0LD-@( D-D`X P   `XD-D 0lpD-D0L 0 H 0LD-@ D-D`X P   `XD-D ,XD-D H  x  HD-,XD-D H  x  HD-,DD-D H  x  HD-0tD-D0L 0 X 0LD-8D-D@P @ \ @PD-8|D-D@P @ L @PD-D D-DPT P  H PTD-D Dh@D-DPT P   PTD-D HD-Dp\ `  8 p\D-D 44D-D0L 0   0LD-<4D-D@P @   @PD-D <tD-D@P @  @PD-<D-D@P @   @PD-D 4 D-D0L 0  0LD-D zR| LT D-D\ `  8 \D-D 8hxD-D0L 0  0LD-D ?#{ WO**qTR***@*1h@@*1h@!@*1h@1@*1h@@R***A@*1h@Q@*1h@a@*1h@q@*1h@BR***@*1h@ @*1h@ @*1h@ @*1h@LR*** @*1h@ @*1h@ @*1h@ @*1h@NR*** @*1RrRTh@@*1h@@*1h@!@*1h@****1@*1TBT rRh9Th@*@*1h@*@*1h@!*@*1h@PR*1*@*1**>RrRTh@@*1h@@*1h@!@*1h@****1@*1BATBT eRrRTh@@*1h@@*1h@!@*1h@****1@*1B!TBT !R8!B?#{_WO*]bN@Bw b@h@jT!*@!cBBOCWB_A{Ĩ#_"@#@@!*@`bh@??#{WObs@uC@5OBWA{è#_֖b@9h5 !B@^!9Rj?#{ _WO`s]`bsN@th"BqTu Rvzw`4 4ZT"`"t&B`baB?` hI9!42`bh@`bR!tBvZ@2h*@`rv^@2h*@`vb@2h*@2h*@ RIr 2h*@Rr2h*@ R2h*@ RIr! 2h*@12h*@A2h*@Q2h*@ R ra 2h*@*q2h*@ RIr 2h*@2h*@2h*@R2h*@ R)r 2h*@2h*@IR8r2h*@ R 2h*@2h*@ R 2h*@!2h*@12h*@~R8rA2h*@RQ2h*@a2h*@Rq 2h*@ R)r 2h*@2h*@2h*@2h*@ R r 2h*@2h*@ R 2h*@2h*@)R ODWC_B @{Ũ#_?#{og_WOtw]bN@b&D!x]cO@8s(BqT< +`T{{`4 4{T9#+T@*@cO@28c(@*A2(@Q2(@aD!"R8RB& bAE!R"R 4@E"R#R**BbB?bBqT@bN@"BqT Rzx["T"*OEWD_CgBoA{ƨ#_!@9y `cR:uRq"@9R@crRq"@هR!R"R 4@هR"R#R** @ *1ՊRk LR R)u 2  R RYR 2L R R292 2l2R RZR2R"R ۈR$2292`r2@1*R) y2@هR!R* 4@هR"R***MK?#{ WO*`s]`bvN@rԢ Bq4Tբ *`Tzw`4 4hT"*T@*T@h@ qkT :AB q+ T >ABq T BABq T" FABqk TB JABq+Tb NAB!qT RAB%qT VAB)qkT ZAB)qT  OCWB @{Ĩ#_@*?#{WO*b&D!*B& bAE!R*4@E"R***OBWA{è#_?#{WO`t]bN@:Bh4`hj@}qhT}SRj*) Բ *R`*R*[kT2OBWA{è#_?#{_WO*q T_@ ]ïTt @@2]R4t @@ 2]R (t @@tbh@R *]RKu @@h@2]R` 2]RR2  nTT@0@*1u) 2  0T ##TC_RRm*C>3RR1C_RRyC23RR%C_RR2C&@RxR} @aT@! @1*) EQ? qCT R RBR54QIT RCRR#_x k T R RBR4Q_@kAT!@**!*@* ?#{g_WO***] c9O@C97c2S6a*(@C)R * @F@5*2*)@**)(ODWC_BgA{Ũ#_?#{_WO****C9CS6a** @5**OCWB_A{Ĩ#_?#{Os`"t@tB @v@]bN@*OA{¨#_@?#{ O`"s@ `Bs @`tv@t@OB @{è#_]bN@b]B!*?#{ O**qT=<;:9#(T qT7UT@(5hTT@5R?UT@{@qUT!RR*c>KT@!B!"BFOB @{è#_?#{og_WO*0R"@@*1r) T@*@*1) qTJ(w"@@1*=S) v4 R@A6@*14>qbTJ(~S7%r`T{Z8{u5@TqTqTcBC**T{9Z{u5`TQq(T j{) c%c!ccc )# c **TOEWD_CgBoA{ƨ#_!y@*@*?#{og_WOC*wt]b*N@*`By64B*R`5:B4!R62EqT`5H9h4@RR2RR@R*@ BR**;)R@ **BR@RRxRR5`Bs*@`t@B @b. @:@yqTt@s@`"*h&**!Y *!*!*OFWE_DgCoB{A#_*!* qBT*RH (TR )\I8Z%{@YT q@TZXR{(R?(Tw]9@"@*R5AR 6#!,*!**!*@( {q TR8kaR'`6*!*( {TR8kRG`6*!*@ {qT@R J8)Rg`6*!*@ {(T@R J7)@* ?#{ OBRR*B~@` B~@` B~@` B~@` }@OB @{è#_?#C{_WOCA8%Cb!N@qT2&2f94b&D!"R7RB& bAE!R"R4@E"R#R** PM@BqAT RR*R@94b&D!*B& bAE!R*4@E"R***:qhT  y) !`5!(A8%C@ aTODWC_B{AC#_!"R 5! !* 5!!b@!! @*1) !B R*ybB!B"&@!!@*12Հb@)R !**! *!*!*B?#{og_WOCA8%CbN@ B(RzAU!#R`7 BR*@*@w R_#@qT~@ Rx9@:@[@@#\@E@B** @4Q_#@qT@_#@q!T_#@q TA8%C@ aT~@OFWE_DgCoB{A#_?#{WOCA8%Cb!N@q T@(4 b.B@?A8%C@ TOCWB{A#_?#{og_WOCA8%CbN@ B(RzA!#R7@qTB BBR*A8%C@ A T~@OFWE_DgCoB{A#_*@"w R_#@qT~@ Rx9@:@[@@#\@E@B** @4Q_#@qT@_#@q!T_#@q T?#{  @{¨#_?#{ WObN@BDBRR*b~@s@"! @*1&@B*!@*1 }@OCWB @{Ĩ#_?#{WOCA8%CbN@bBV!q,TA8%C@ TOCWB{A#_@h4qT!* R!**R*!?#{ObN@6EBR|@OA{¨#_?#{WOCA8%Cbu!N@q,TA8%C@ TOCWB{A#_@Q1T!!*@6?#{ObN@B&I4&B qaT"&@!@*1 ) qATRR RI4@BR|@OA{¨#_?#{og_WOCbN@S B#CBcBBBB R'BhHhc|H R4H{BR q9 q1R*%@9`c@ ~@c` }@OFWE_DgCoB{A#_?#{ ObN@rEvE!K|@OB @{è#_?#{_WOCA8%CbARN@@7rEvE@6KkT *~@A8%C@ ATOEWD_C{A@#_!*?#{ ObN@zE~E!K|@OB @{è#_?#{_WOCA8%CbARN@@7zE~E@6KkT *~@A8%C@ ATOEWD_C{A@#_!*?#{ ObN@EE!K|@OB @{è#_?#{_WOCA8%CbARN@@7قE׆E@6KkT *~@A8%C@ ATOEWD_C{A@#_!*?#{ ObN@"2EE!K|@OB @{è#_?#{_WOCA8%CbARN@@7"2يE׎E@6KkT *~@A8%C@ ATOEWD_C{A@#_!*?#{ObN@BE!|@OA{¨#_?#{ObN@RE!|@OA{¨#_?#{ s@`bsN@`h&B qT`bh@! @*15Q) !q'* @{¨#_?#{ OtBuJ@btJ@*OB @{è#_?#{ WO***rTRh v@**oOCWB @{Ĩ#_?#{ WO****rTR v@***XOCWB @{Ĩ#_?#{g_WO***w@]@cZO@@c'Hcg95@H'B qT@cH@! @1*) UQ%1T*'] c9O@C98c2S7a*(@B)R * @@3*2*)@*)(*ODWC_BgA{Ũ#_ @!*?#{g_WO****w@] c:O@@c'Hcg95@H'B qT@cH@! @1*) UQ%1T*C9BS6a** @H4**ODWC_BgA{Ũ#_!**?#{og_WOCtu]bN@c@@*12@@@*12@@!@*12@!P7 7v7H9h4;B(4 I95t]bN@:Bh4s`hj@}q Tlc&DBR*!***sE sI9H 4@@@B_c&DBR*!***{E{@!!@*1* I94@@B=}SRj*) Բ *Rʾ*R*žkT2 ROFWE_DgCoB{A#_֛ @I9D4BaRQ I9Dy4BaRD!!(R 9HR '3AC R'!(R 9HR '3AcR?#{WO*@@T@bN@UbB(46@`@b.@v?@@@@ @@*OBWA{è#_?#{ WO`bvN@b&D!2&2f94D!"R4RB&Ԓ bAE!R"R@4@E"R#R** I94B @w*OCWB @{Ĩ#_B+R&J!*զ  @RB+ ?#{_WO`bvN@b&D!2&2f94&B(4 I94B @B@D!*B&ߒ bAE!R*4@E"R***&؂f9H9y *9 @H9! SOCWB_A{Ĩ#_?#{_WO`bvN@b&D!&B4:B4 I95 I94B @*OCWB_A{Ĩ#_!D!*B&ߒ bAE!R*@4@E"R***!b@@*12!*@@@*12@!*@!@*12@!*!@a@*12) 2@atH9! S @H9& S؂&9H97ez9Ւ&¦I! @B+RզI J?#{ ObN@`b&u@`D!`h&Bh4`h:Bh4` hI95*OB @{è#_!tbh@a@*1y) 2h@a߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈ ߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈߈?#C{og_WOA8%CRE6! !RU +R rBE6!*@!RU +R r!2B1rbEB?֕b@ J@ 95Q1* )?#q@1?#qBT!C@:BH ! >B(4!A8%C_ ?T*OHWG_FgEoD{CC#_ZRR(R?(@3RR?֨C_ )-?q?qAT!C@BB "FB(T!B | jA`C{ @``@!RBB3**R?֡C_FB*RR(R?BB3*RR?֨C_ )-qqT!C@h`hc@@TC @@cH@xT(@ @h@(t!A @Z@@CZ @@@@!Rh@C @E@*k@RR @?(@3*RR?֡C_@ @Z9@H@9i *uRq"@*1) CC_ )?1 ?1aT!E6B@(! E2@)R E@@*1y) E2@BB*!B**B*!E@@*12) E2@oAE2@qR@@1*) 5QqT$:@@@?@@?@ J@ 85Q1* )#q@1#qT!@8@XB?ր2&2f9H4B&I5*#J!@ J@1*Vq) @VqT*?#{WO* )q!"55`u6B`b`B?`RuE7**`BsE37***OBWA{è#_u@!!`R`E6! !RV +R rvBhE6!!@*!@!RT +R rT +R r`bt2B`B?֒߈߈߈߈߈߈߈exynos_pcie_l1_exitexynos_pcie_register_eventexynos_pcie_dbg_link_testexynos_pcie_rc_dump_all_statusexynos_pcie_rc_get_cpl_timeout_stateexynos_pcie_pm_resumepcie_linkup_statexynos_pcie_rc_get_sudden_linkdown_stateexynos_pcie_poweronregister_separated_msi_vectorexynos_pcie_rc_set_cpl_timeout_stateexynos_pcie_pm_suspendexynos_pcie_rc_set_sudden_linkdown_stateexynos_pcie_rc_l1ss_ctrlexynos_pcie_rc_force_linkdown_workexynos_pcie_rc_print_msi_registerexynos_pcie_rc_chk_link_statusexynos_pcie_set_skip_configexynos_pcie_dbg_unit_testexynos_pcie_set_perst_gpioexynos_pcie_rc_print_aer_registerexynos_pcie_rc_register_dumpexynos_pcie_rc_set_outbound_atuexynos_pcie_poweroffexynos_pcie_deregister_eventexynos_pcie_set_ready_cto_recoveryexynos_pcie_rc_set_affinity?#{!{#_?#{{#_?#{ `B!B* @{¨#_ 0@P`````````````````````````````x8dsamsung,exynos-pcie-rc6%s: PCIe link is not up 6%s: PCIE_ATU_LIMIT_OUTBOUND2(0x410) = 0x%x %s: pcie int_min_lock = %d3set cpl_timeout_recovery to %d for ch_num:%d exynos_pcie_l1_exitL1 IDLE Current Link Speed is GEN%d (MAX GEN%d)cannot receive L23_READY DLLP packet(0x%x)Failed to get pci devicePM_POWER_STATE = 0x%08x power_statsValue needs to be <= %d Failed to parse the number of chip-ver, default '0' start cpl recoverypm_resume_no_irq calledPCIe UNIT test FAIL[6/6]!!! Invalid target speed: Unable to change 3PCIe: User of event registration is NULL DETECT QUIETIOCC: not supported: wrong ch_num couldn't create device file for eom(%d) Value needs to be between 1-3 link_recovery_failurespll_lock_averageactive(irq0 = 0x%x, irq1 = 0x%x, irq2 = 0x%x) IRQ0 0x%x IRQ1 0x%x 6PCIe EP conf access Success. PCIE_IRQ2_EN: 0x%x LTSSM: 0x%08x %s: Unable to store saved state 3%s: EP is not EP_BCM_WIFI (not support l1_exit) HSI26[%s] pcie_is_linkup : %d Phy isolation val=%dCFG LINKWD START%10d## LTSSM ## ep-device-typePCIe L1SS(L1.2) is DISABLED. PCIe NCLKOFF is ENABLED. 3[Print PHY region] 3PHY 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x PCIe Ch%d : There is no empty MSI vector! RCVRY SPEED Unknown state..!! received Enter_L23_READY DLLP packet%s, ip idle status : %d, idle_ip_index: %d ## %s: PCIe probe success couldn't create device file for link_speed(%d) L1.2 Enable....on PCIe_ch%d Invalid support-msi64-addressing value(Set to default->true) use-phy-isol-enAdvanced Error Reporting! PCIE LINK DOWN-irq1_state: 0x%x !!! PCIE_CPL_TIMEOUT-irq2_state: 0x%x !!TEST PCIe %sLink Test 3Can't find PCIe poweron function 6PCIe DBI access Fail... 6Set BAR0 : 0x%x 6%s: --- 3ELBI 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x resumed_phydownClient driver does not have registration of the event : %d POLL COMPLIANCEL123 SEND EIDLE3PCIe S2MPU is NOT Enabled!!! eom_result structure is NULL !!! use-sysmmuexynos_pcie_rc_removeresume_complete calledPCIe PMU ISOLATION 6PCIe link Down test Success. call PCIE_CPL_TIMEOUT callback Failed to load pcie state%s: Failed MSI initialization(%d) Fail: Unable to change to GEN%d l12_statedownFailed to parse the number of phy clock Failed to parse the number of pmu-offset perst-delay-usInvalid use-nclkoff_en value(set to default -> false) Data Link Feature2. Test DBI access... PCIe UNIT test FAIL[4/6]!!! PCIE_MSI_ADDR_LO: 0x%x start force Link down S/W recovery Event is deregistered for RC %d skip register dump(ip_ver = 0x%x) 6PCIe Ch%d MSI%d vector is registered! Link is not up, try count: %d, linksts: %s(0x%x)RCVRY RCVRCFGMSI memory is allocated over 32bit boundary DBI Link Control Register: 0x%x## PCIe dis-link test ## PCIe dis-link test failed (%d) %s:[hot reset] by pulsing app_init_rst(ch %d) support-msi64-addressingudbg Unknown id ..!!DMA_MONITOR3: 0x%08x 3[%s] set sudden_linkdown_state to recovery_on Check unexpected state - H/W:0x%x, S/W:%d pcie_linkup_statCFG IDLEexynos_pcie_rc_send_pme_turn_off%d complete_timeout_irqs%s: pcie int_min_lock = %d failed to get syscon base address failed to request irq Default must_resume value : %d chk_link_recoverypcie link up failep_pci_device:vendor/device id = 0x%x%s## PCIe UNIT test SUCCESS!!## l1ss_ctrl_id_state = 0x%08x link_speedChange Link Speed: Target Link Speed = GEN%d Unset separated-msi value, default '0' Invalid use-l1ss value(default=false) elbirestore enable cnt = %d Dis6%s: Set PERST to HIGH, gpio val = %d 6[%s] ch_num:%d PCIE_MSI_ADDR_HI: 0x%x 3%s: +++ exynos-pcie-msi1## %s: PCIe probe failed couldn't create device file for linkst(%d) PCIe UNIT test failed (%d) GEN%d skip wr_other_conf where=%#04x val=%#02x trueFailed to get pcie clock iaPhysical Layer 16GT/s Margining3Can't find PCIe read other configuration function exynos_pcie_rc_set_bar6%s: PCIE_ATU_UPPER_TARGET_OUTBOUND2(0x418) = 0x%x 3[Print PHY_PCS region] exynos_pcie_rc_poweroffAlready GEN%d(current), target: GEN%d RCVRY LOCKDISABLEDlink state:%xpcie0exynos_pcie_rc_storelink_down_irqsFailed to parse the number of pcie clock Invalid use-msi value(Set to default->true) Invalid use-sicd value(set to default->false) use-iaInvalid use-ia value(set to default->false) Initialize PCIe function. 6%s: PCIE_ATU_UPPER_BASE_OUTBOUND2(0x40C) = 0x%x DMA_MONITOR1: 0x%08x LPBK ACTIVE3EP device is NULL!!! &exynos_pcie->power_onoff_lock0 : PCIe Unit Test LTSSM :0x%x ip-versocremove enable cnt to fake enable = %d 3. Test EP configuration access... 5. Test PCIe Link recovery... 6PCIe DBI access Success. 6%s: Before set perst, gpio val = %d 6%s: After set perst, gpio val = %d DMA_MONITOR2: 0x%08x Callback for the event : %d CFG LINKWD ACEPTL2 _WAKEPCIe establish link test failed (%d) EOM2NULL Link %s: Cumulative count: 0x%llx Cumulative duration msec: 0x%llx Last entry timestamp msec: 0x%llx link_up_failuresEP device type is NOT defined, device type is 'EP_NO_DEVICE(0)' use-cache-coherencyPCIe SysMMU is DISABLED. PCIe DYNAMIC PHY ISOLATION is Disabled. Power Managementcan't find ssd pin info. Need to check EP device pwr pin LTSSM: 0x%02x, L1sub: 0x%x, D state: 0x%x 6%s: PCIE_ATU_LOWER_BASE_OUTBOUND2(0x408) = 0x%x already in linkdown recoveryexynos_pcie_rc_poweronpcie clk enable, ret value = %dLink Speed Changed: from GEN%d to GEN%d DETECT ACTHOT RESETFailed to parse the channel number pcie1pcie_wqcouldn't create device file for test(%d) ## PCIe establish link test ## eom2Invalid use-phy-isol-en value(set to default -> false) ssd gpio is not defined -> don't use ssd through pcie#%d we have no ext capabilities! Message Signalled Interruptsin cpl recovery3%s: fail 6%s: PCIE_ATU_CR1_OUTBOUND2(0x400) = 0x%x [Advanced Error Report] PCIE_MSI_INTR0_STATUS: 0x%x 3PHY 0x17C0 : 0x%08x end poweron, state: %d CFG LANENUM WAIT3Can't map PCIe SysMMU table! Can't set L1SS!!! (EP: L1SS not supported) num-lanespcie_rc_testlink_statsMSI is ENABLED. Support for 64-bit MSI addressing is ENABLED. ## PCIe don't support 64-bit MSI addressing PCIe on sleep... suspend 6%s: Check EP BAR[%d] = 0x%x 3%s: --- %s: Failed MSI initialization(%d)%s: Link is up. But not max speed, try count: %d exynos-pcie-msi0>>>> PCIe Test <<<< %u %u %lu uppmu-offset## PCIe don't use SICD use-pcieon-sleepPhysical Layer 16GT/s6PCIe EP conf access Fail... %s, pcie_is_linkup 0 already in cpl recoveryexynos_pcie_rc_set_sudden_linkdown_stateskip wr_own_conf where=%#04x val=%#02x L2 IDLELPBK EXIT TIMEOUTHOT RESET ENTRYCOPY ep_dev to PCIe memory struct Unexpected separated MSI3 interrupt!PERST delay is NOT defined...default to 20ms Power Budgetingexynos-pcie6PCIe EP Outbound mem access Fail... 6%s: Set PERST to LOW, gpio val = %d 6%s: PCIE_ATU_LOWER_TARGET_OUTBOUND2(0x414) = 0x%x 3%s: cannot change to L0(LTSSM = 0x%x, cnt = %d) exynos_pcie_rc_l1ss_ctrl%s: force perst setting eom_result structure is NULL!! link_stateMAX Link Speed is NOT defined...(GEN1) PCIe SysMMU is ENABLED. Secondary PCIe Capabilitycheck irq22 pending clear: irq2_state = 0x%x 6PCIe EP Vendor ID/Device ID = 0x%x 6PCIe EP Outbound mem access Success. 3PHY 0x760 : %#08x, 0x764 : %#08x Wifi DMA operations are changed pm_resume api called3%s: 'use_l1ss' is false in DT(not support L1.2) DETECT WAITDISABLED ENTRYLPBK EXIT%s: msi_addr_from_dt is null Xmit OFF sentcouldn't create device file for l12_state(%d) ## PCIe UNIT test START ## L1.2 Disable....on PCIe_ch%d PCIe NCLKOFF is DISABLED. PCIe DYNAMIC PHY ISOLATION is Enabled. samsung,syscon-phandle## make gpio set high exynos_pcie_rc_print_msi_register3%s: ch#%d PCIe device is not loaded start poweroff, state: %dreset skip config access flag exynos_pcie_rc_chk_link_statusexynos_pcie_rc_check_link_speed3Warning: exynos_pcie_rc_set_enable_wake: not exist pp D state: %x, LTSSM: %xPOLL ACTIVESet PERST LOW, gpio val = %d cannot receive ack message from EPUnexpected separated MSI4 interrupt!PCIe establish link test success parse the separated msi: %d Virtual Channel Capabilitysuspend_prepare calledcan't find ssd pin info. Need to check EP device power pin PCIe UNIT test FAIL[3/6]!!! can't find wlan pin info. Need to check EP device pwr pin offset: 0x0 0x4 0x8 0xC PCIE_MSI_INTR0_MASK(0x%x):0x%x start linkdown recoveryexynos_pcie_rc_establish_linkPCIE idle ip index : %d PCIe dis-link test success chip-verpcie,wlan-gpiogpiosPCI Express%d separated MSI irq is defined. failed to request MSI%d irq Failed to set DMA mask to 32-bit.4. Test EP Outbound memory region... 6PCIe link test Success. 6PCIe Link Recovery test Fail... exynos_pcie_set_perst_gpioSkip config flag set to %d 6%s: +++ 3[Print DBI region] PCIE link state is %d [%s] pcie_is_linkup = 0 RC%d already off3PCIe: did not find RC for pci endpoint device 3PCIe: Event deregistration is NULL 3PCIe: User of event deregistration is NULL 3failed to request MSI%d irq CFG LANENUM ACEPTL0sexynos_pcie_rc_msi_initack message is okexynos-pcie-msi4invalid ch_num=%d for logbuffer registry PCIe %d: probe faileduse-msi## PCIe use SICD Invalid use-sysmmu value(set to default->false) RC Link Declaration%s 3Can't find PCIe read own configuration function 6%s: target_addr = 0x%x, offset = 0x%x, size = 0x%x 3PHY 0x0FC0: 0x%08x 3UDBG 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x exynos_pcie_rc_cpl_timeout_workCFG COMPLETELPBK ENTRY exynos-pcie-msi2## PCIe RC PROBE start 1 : Link Test Invalid use-cache-coherency value(Set to default->false) ## PCIe don't use MSI use-sicd## PCIe use PCIE ON Sleep ## PCIe don't use PCIE ON Sleep Invalid use-pcieon-sleep value(set to default->false) 3Can't find PCIe poweroff function [%s] Link is not up PCIE_MSI_INTR0_ENABLE(0x%x):0x%x exynos_pcie_rc_register_dump3PCS 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x pm_suspend api called[ERR] EP: L1SS not supported Unexpected separated MSI0 interrupt!Unexpected separated MSI2 interrupt!## PCIe ch %d ## couldn't create workqueue ## register pcie connection function separated-msiCache Coherency unit is ENABLED. use-nclkoff-enexynos_pcie_rc_parse_dtsyscon regmap lookup failed. syscon device node not found samsung,sysreg-phandlepcsMSI: separated msi & pcieonsleep 6. Test PCIe Dislink... 3Can't find PCIe write own configuration function DBI %#02x: %#04x %#04x %#04x %#04x skip rd_own_conf where=%#04x RCVRY IDLEexynos-pcie-msi3phy-clk-numfalsePCIe I/A is DISABLED. failed to get irq 3Can't find PCIe write other configuration function end poweroff, state: %d (%s) Current link speed(0x80): GEN%d %s(0x%x)exynos-pcie-rcUnsupported Test Number(%d)... eom1skip rd_other_conf where=%#04x PCIe on sleep resume... 6PCIe Link Down test Fail... LTSSM_H: 0x%08x link down and recovery cnt: %d Disable PCIE2 PHY %s, pcie_is_linkup 0%s, pcie link is not up LTSSM: 0x%08x, PM_STATE = 0x%08x Version: 1 Can't get pcie pinctrl!!! PCIe cap [0x%x][%s]: 0x%x IRQ2 0x%x PCIe UNIT test FAIL[2/6]!!! exynos_pcie_rc_set_outbound_atuIOCC: use_cache_coherency = false Unexpected separated MSI1 interrupt!logbuffer register failed couldn't create device file for power_stats(%d) max-link-speedPCIe I/A is ENABLED. PCIe L1SS(L1.2) is ENABLED. wlan gpio is not defined -> don't use wifi through pcie#%d cannot get perst_gpio Can't set pcie clkerq to output high! sysregDevice Serial NumberPCIe UNIT test FAIL[1/6]!!! ## make gpio direction to output 6PCIe link Recovery test Success. %s: Set PERST to LOW, gpio val = %dLink is not up POLL CONFIGCant get idle_ip_dex!!! PCIe ext cap [0x%x][%s]: 0x%x 6PCIe Link test Fail... exynos_pcie_set_ready_cto_recovery6%s: PCIE_ATU_CR2_OUTBOUND2(0x404) = 0x%x 3offset: 0x0 0x4 0x8 0xC 3 3offset: 0x0 0x4 0x8 0xC exynos_pcie_rc_dislink_work(phy+0xC08=0x%x)(phy+0x1408=0x%x)(phy+0xC6C=0x%x)(phy+0x146C=0x%x)Current PM state(PCS + 0x188) : 0x%xFailed to create pcie sys file exynos_pcie_rc_probepcie-clk-numparse the number of lanes: %d SYSREG is not defined. idledbi Unknown id..!!failed to dw pcie host init 3PHY 0x03F0: 0x%08x 3[-------- Print additional PHY Register --------] 3DBI 0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x ### EXYNOS PCIE ITMON ### ### PMU PHY Isolation : 0x%x L0DISABLED IDLEPCIe %d: probe done2 : DisLink Test Value needs to be 0 or 1 Failed to parse the number of ip-ver Failed to parse the # of lanes, default '1' use-l1sspcie-pm-qos-intL1 PM Substates6%s: force settig for abnormal state 3[Print SUB_CTRL region] start poweron, state: %d3PCIe: Event registration is NULL exynos_pcie_rc_set_affinityForce PCIe poweroff --> poweron PRE DETECT QUIET3DMA map - Can't map PCIe SysMMU table!!! ch-numcouldn't create sysfs group for link_stats(%d) 14 : PCIe Hot Reset can't get num of lanes!! link_up_averagepcie,ssd-gpioNo idle pin state(but it's OK)!! phypm_suspend_no_irq calledcan't find wlan pin info. Need to check EP device power pin 1. Test PCIe LINK... PCIe UNIT test FAIL[5/6]!!! $$$$author=Hongseock Kim description=Samsung PCIe RC(RootComplex) controller driverlicense=GPL v2vermagic=5.15.148-android14-11-g3f4e1ccba8ea-ab12065098 SMP preempt mod_unload modversions aarch64name=pcie_exynos_gsdepends=itmon,exynos-cpupm,pcie-exynos-zuma-rc-cal,exynos_pm_qos,logbuffer,exynos-pcie-iommu,shm_ipc,exynos-pd_el3scmversion=g570670d2bc80LinuxLinuxpcie_exynos_gs`module_layoutmsleepS9iounmapLp_dev_warnQd__kasan_check_write&__kasan_check_readůirq_get_irq_data*squeue_work_onAl;kstrtouintasysfs_emitnsscanfscnprintfnpci_msi_unmask_irqc"pci_msi_mask_irq=;wdw_pcie_host_initʎD dw_pcie_find_capabilityx[ dw_pcie_write_dbiWTkLdw_pcie_read_dbiCp*platform_get_irq` devm_ioremap_resource}7)platform_get_resource_bynamef΍of_clk_getf7Hpinctrl_lookup_statedevm_pinctrl_getsdevm_gpio_request_onetxitmon_notifier_chain_registerYyinit_timer_key=:%delayed_work_timer_fn%Ialloc_workqueuejFqexynos_get_idle_ip_index?gpiod_direction_output_rawW~of_get_named_gpio_flagsof_address_to_resource3ݧof_parse_phandlevexynos_pcie_rc_phy_initTFsyscon_regmap_lookup_by_phandleDUexynos_pm_qos_add_request_traceG iof_property_read_string%dma_set_coherent_mask zdma_set_mask__hwasan_store2_noabortTzD__hwasan_load2_noabort__pm_runtime_resumepm_runtime_enablewologbuffer_registerq__mutex_initdmemsetO\aBdevm_kmalloc#Bsysfs_create_group?[kof_property_read_variable_u32_arrayodevice_create_filexsdma_unmap_page_attrs/,dma_map_page_attrsSxpcie_iommu_unmapơ dma_free_attrsTpcie_iommu_mapNdma_alloc_attrsDuplatform_driver_unregister윯__platform_driver_registerSdevm_request_threaded_irq?irq_domain_set_info:=handle_level_irqhjirq_domain_get_irq_data!__irq_resolve_mapping'5dw_handle_msi_irqǗregmap_readZ%strcmp@(irq_set_irq_wakeK{*irq_set_affinity_hintS bcpu_bit_bitmap pci_find_ext_capability4K_raw_spin_unlockd_raw_spin_lock=pcie_sysmmu_disable zkfree7CGpci_store_saved_state|pci_save_state$ shm_get_msi_base~)Hmemcpy0Jpci_rescan_busktime_get_with_offsetg$dw_pcie_setup_rc ]usleep_range_state enable_irq^Npinctrl_select_stateopcie_sysmmu_enablevexynos_pm_qos_update_requestUC͐exynos_update_ip_idle_statusQ-pci_restore_statefGpci_load_saved_stateUmutex_unlock{mutex_lock__const_udelay3)Kk__ioremap `Varm64_use_ng_mappings[uregmap_update_bits_basehrmw_priv_regDlogbuffer_logtuy_dev_errp\_raw_spin_unlock_irqrestoreclk_disable wclk_unprepareUclk_enableqs|clk_prepareՃdw_pcie_write 4_raw_spin_lock_irqsave__hwasan_store4_noabortD|Ϙpci_get_devicefwdw_pcie_reads}=F__hwasan_load1_noabortpci_find_bus__stack_chk_failwpci_read_config_dwordspci_assign_resource\__hwasan_store8_noabortAtlogbuffer_logk__hwasan_store1_noabortL8G_dev_infoo<disable_irqh'J__hwasan_load8_noabort+jgpiod_get_raw_valueCgpiod_set_raw_valueggpio_to_desc~_printkt_A__hwasan_load4_noabort1[__sanitizer_cov_trace_pcGNU 96/,a;PXGNU DHTdR1R1RN"RN"R R RR RN"RN" (08\R R R:.R:.U,4<\dp|RgRg48L\ltRi"xRi" $48R"<R"@R6DR6Pl(4D\hRRRRR6R6R:R:R6R6RRR6R6@HPX`hpx$0<H`tDtxR"R"R+R+ , X   R$ R$ R+ R+     0 < H     R+ R+ R R 0 R4 R< X R\ Rd  R R  R R  RM RM  R]. R].   R R$ d l t |           ( 8 @ T ` |          $,4<HXt(0DP\dp 0\`RdRt 4@Hlx$,8Hdpx 4@LT`x LT\R9)`R9)p xRRR R R)R)pR)R) Dtx R4$R4,HPR TR \xR R R R R&R&RR (8DPX`R&dR&hR3lR3pxHL\dRhRlR&pR&R1R1R.R.RR0htR.R.RKRKR.R.RaRa(PR/R/RaRa(PxR$R$ RaRa,PxR R<DhpR{tR{R0R0  Ra RaP X |    !$!H!l!!!!!"H"P"t"""""#@#d#####$$\$h$x$$$$$%Ra%Ra8%P%t%%%% &&,&Ra0&Ra@&d&&&&& ''R.'R.'H'p''''R%'R%((0(X((((()8)p)t)Rx)R|))R.)R.))R&)R&))) *X*d*t**R.*R.**R"*R"**R.*R.**RF0*RF0+$+0+4+R.8+R.<+@+RYD+RYH+R&L+R&P++++++++++,,,,X,d,l,RHp,RH,,,,R*,R*,,,,R2,R2--$-,-R0-RP-X-d-l-RN p-RN -----R"-R"---. .4.d.h.t.....Rg.Rg.../,/4/(>@>H>P>p>x>>>>>>>??? ?(?4?D?T?\?l?x????????????@@@,@8@@@H@\@h@p@x@@@@@@@@@@@AAA(A0A8AHAPAXA`AhApAxAAAAAAAAAARARABB B4Bb>bbbbc ccc$c,c4cXHg>XTg`gggggghh#R># R"R"4@LXdpxR |R  $@DRUHRULR2PR2XdlȡءRR@LX`R}0dR}0pRRȢآ<DPRRģRȣṚԣܣRR$R(R,4<DLTXR \R hpxR0R0Ȥa8DP\|>X>XХ 4@P\hȦЦ ,<R['R[' 8DP\>X>X̨  ,8DTR+R+ȩ0<HT>X>XĪ $0<LR'R'(4@L>X>Xج(4DR!R!ܭ ,8D|>X>XЮ ,<RRԯܯ$TXd>X>X̰ذ<HPR TR `Xdlp==RRRl# Rl#(08@HPX`hpxRRR R 8H|P̵,@LpR+R+R; R;@HTd(̸ظ (X|Թܹ RgRg $RE(RE,4LX\RT`RTdlt|̺غ<htRgRgĻRTȻRT̻Իܻ ,8LPtļ $Rg(Rg08RP2<RP2@HPRTTRT\dlнԽ@L\dRgRgRTRT R%R% (,?00?0@HRLR`htxR|R?P?P?p?pȿԿؿR^ܿR^??????$?(?08=`<=`DLX\RY`RYlx|RORORFRFR<,R<,R2R2RI/RI/R|2R|2>> $RX(RX0<DTR'XR'`px=(=($<? @? PTRlXRl\>`>h4Xx 4R8R<LTR|XR|\ltR#R#R!,R!, ,<DPXd RR4@R~/DR~/\hRs)lRs)RRRRR1R1R(R(RR$,R0R8PT`ltR4R4Ri/Ri/R0R0R,R,Ri/Ri/R$R$RR,8@LRm,PRm,lt|RRRRRFRF R_! R_!<DLR]PR]`ltRRR/R/R-1R-1R'R'4HPXR\RdlRM pRM xRRRRR(R(R)R) R%R%DHR$LR$`lRpRxRRR)R)R%R%$4<HRRLRRTdlR R RRR R 8HT\R%`R%p|RRR$$R$$R)R)(R,R4DLR)PR)XtRxRRRRRRRR&R& 0TdpR)tR)|R&R&R@&R@&RRRR RR 8Hl|R)R)RRR6$R6$RR RR$,R|,0R|,8P`R)R)R)R)RRRZ1RZ1 ,R0R8@R,DR,LdtR)R)RRRu Ru  (R((,R((8DRHRPXR1\R1d|R)R)RR R R 08@RDRP\R`RhpRtR|R)R)RR  R$R,8@dRc1Rc1$48<DR7(HR7(XhpR tR xR7(|R7(RRRO(RO(TXdp|$,R0R8HRLRX`lRm(pRm(xR(R( $0DHR/LR/X`hR1 lR1 xRRRh!Rh!$08R,<R,DLT\`R2dR2tRRR R $8@\`p(,R-0R-8@DR*!HR*!Tht|RRRi/Ri/R R RRR'R' 48H\h$(,0<@XhlR'R' (08@HPX`hpx (08@HPX`hpx (08@HPX`hpx DPXRw!\Rw!htRR  (R/,R/0<LT`|R,R,R[+R[+R-R-R3R3 ,Xl <DHRLRT`R R RR (R8 ,R8 8DP`hR"3lR"3xR)-R)-R/R/(8@R(DR(P\hxRR 08DLRPR\dlpx::: : :p:p:\:\(0\08DRv+HRv+LRPRXR/\R/`R}!dR}!lxRiRiR.R.==Rs1Rs1 R; R; R R  ,8dhRlRtxR|RR0-R0-RtRtRg$Rg$R= R= RRRR DHRKLRKT\d:P:PRR$,4H`hpx     0 D LT `p::   ,8<R)@R)HX\RT `RT lpR/tR/|R!R!>X>X>X>X0LX\`ltRxRR!R!R!R!R!R! 08DR!HR!TtR!R!>X>XR!R! $0>X4>X@LT\dlt|RRRRR%R%R0R0R2R2,RRRR$,8X`lx[RR$DL\=`=tRxRR R RRRRR R ,48RC!<RC!DLPRTR\dlRpRR`R`RRUR R RRRR ,DHR>*LR>*`dRrhRrtxR|RR R RR(08<R@RLX`>d>lRR 08DPRR$08LRRR R(,Ry0Ry8@R2DR2P>>R R$4@PXhp|R R (LTR-+XR-+RRdhRlRxRRuR0R0RRXdlRpRRRR R  <DP`t==R R 4<LXhtRO+RO+ R R,R0R@PRTRlR R DPdpRDRD4<HT\R `R l 0ptRDxRDR R <H\hxRDRD ,4@LTR XR d (hlRDpRD|R R    R  R $ P X d p        ? ? $ ( ?8, ?88        $ ,          $ , 8 D ` x       Rc* Rc* @ H T ` l |       04R8RHx8LT\hx RR R$R8DT`lxRkRkR'R'RRRR (4<DRHRRR$04R8RDLPR(TR(\hlR pR xRR(0@Xdt X`pxR |R RR$,4<P\dRR $,R0R4<LX`h|RR$,4<L`lxRk Rk R&3R&3$,4HT\|RRRR $R (R 0<`dRhR|R R R+R+$PhpRk tRk R R (0T\ht|RRR*R*4R' R'  (4@LPR?3TR?3\dlt|R|3R|3RfRf  R" R"8 R .< R .P \ RM ` RM h t    R$ R$  RE- RE-   R( R(  R+ R+ @!`!Rd!Rl!R!p!R!|!!R!R!!!!!R!R!!!!R)!R)!!Rc "Rc " ","8"D"l"R-p"R-t""""R6"R6"R"R""R!"R!##$#8#L#X#l#t#|#####R#R###R)#R)##Rd #Rd ##$ $$($4$`$$R$R$$$$$$$$%RS%RS%R %R%$%,%R0%R8%@%P%\%`%Rw&d%Rw&p%|%%Rf%Rf%%R3%R3%%%%&&0&8&<&D&R=H&R=L&R P&R T&\&d&p&x&&&&Rd&Rd&R &R &&&&&& ' '('X'\'R-`'R-d'p'|'''''R-'R-'R+"'R+"'''R('R(( ((((8(H(T(`(h(l(Rw&p(Rw&t(|(R(R((((R(R(R*(R*(((())R )R$)R ()R 0)RO4)RO@)L)\)l)x))))))))))Rf)Rf))Rw&)Rw&)**R- *R-** *R $*R ,*8*D*H*R-L*R-T*\*d*t*|*****R *R **Rb-*Rb-*****R*R***+++(+8+@+L+T+`+DTHX<Z,\0^4`$bfh r(tvx z@|~8PLUQ(QYQQ[QQ]QCQ_QQaQeQlcpQItQ<g@Q5DQ0i4Q8Q$s(Q,Qxu|QuQTwXQ\QHyLQPQ`{dQhQ}QQQ QQQQQQQ QQQ/QVdjln p<W@QDQeQQkQ Q0m4QL8Q oQhQ$q(Q,Q::H ::L::P$:(:T0:4:X<:T@:\H:L:`T:X:d`:<d:hl:tp:lx:|:p::t:<:x:d:|:::::<::d::::::(::T:: ::: :$:,: 0:8:4 <:D:h H:P: T:\: `:h: l:t:!x::4!::X!::!::!::!::"::4"::`"::"::"::"::#::,#::P# :(:#,:4:#8:@:#D:L:$P: X:H$\:d:$h:p:$t:|:$::%: :`%:$:%:(:%:,:%:0:P&:4:x&:8:&:<:&:@:\':D:':H :':L:':P$:((:T0:D(4:X<:l(@:\H:(L:`T:(X:d`:(d:hl:$)p:lx:X)|:p:):t:):x: *:|:D*::|,::,::,::<-::|-::.::p0::(= ::=: :H$:,:O0:8:P<:D:QH:P:QT:\:$R`:h:TRl:t:xRx::R::LS::S::T::T::U::$U::XU::X::8Y::xY::Y::0Z::Z :(:Z,:4: `8:@:|fD:L::A :BX:dC:lE:d,:j|:|:}:~0:ld::x: :\ :P :ؓ : :@ :L :p :\ :D :| : :t :( :x : : :D : : :;,<X:س:е: :LT:::t$:ľt<(:(:(:hh:::l4:h:L::0:|::: :P:(:$::<: :::,:p::::H:< x: :T : $:\ l: :P:8:<x:::<D::(356B7>!$ p-D7(+(\*)^<(<'HR&%<S}$.,C),+0s*)4Reyw(j'$ I]  ls&l}%yw$-!5!"<,<+80*0h)w\(I'LI0X&0\%he \$ - 6$,$+ [$t*$M)(uxA(x.' T=&TA%vHA$H- O  x `,`v+@Y*2)7^&('8h"&&%P   &$-L   {,[+(*(Hx- ,9 TA >D' &L& %P $$-T`,0@+X *<(\'H&`%T$d#`w-hE,l%+l)x(p'&t%$x#c-|1,+)('&%$#O-,*)('&%$#2.- +*,)(8~'&D%$P.,\+*h|)p(t]'l&p%p$-,+*a)U(B'Q&U%U$-,+m*F):(''6&:%:$-,o+R*+)(( '&4%$@-t,LT+ !*X('d&&p%$|-Y,9+ *($'&(%$,#p-0>,+4)(8'&<%$@#\-D*, +H) (L'&P%$$T#0H-X,<*\)H(`'T&d%`$h#l+.l -x+p*)t(w'x&%|$ .,+*u)i(V'e&i%i$-,+*Z)t1lN(;'J&N%UAN$ -,,+f*8?)3(D '"س;#еP/&P3%3$\-,hh+K*t$)('&%$-m,M+*('&%$#}-R,2+)('&%$#i-7,+)((% d'4& %@$/#X@#LU- #,X+)d('p&%|$#A- ,*$)(('&,%$0#$.4-+8*)<}(p'@p\y&%D}$.Hz aH(,H(+* n)LY LPE P  tP!ľd#0 ,P *p m K"   `(7" (8  (  h S#l (Db(O'P^&$b%Tb$0-X,<+\z*!P4KL\S)HG(`4'TC&d+9w`,G%`G$h-l,l*(\:($|+x_*p5ap  Fp p up XX< 8),(t=   0 80T  |b\ '(&xA @,%,$|-,a+D*)(& &<%$-f,F+*('< &%$#1K,.* 0++ ) 0;' k h 8 H n h  g    $!# - +. * )/R('&%p+$ .t+,,+x+*8)|+w(Dd'+s&Pw%+w$\-+,' \%!\$ (  #$$-$#$, zc+ z+ *%, ')'* s) d%!$%'!Ͷff@5®@zމ?s-I3L˟/ރ  V .tiNdC!y "|dB}PHz~x~ X#lC x@x{J v7*Pдؓ0* g tlEHY2y 3d89H9   BtVX  # /"c  B  c_"X"L$ to "y<#D<(0%@y(^^ J 2  "#\ ] XlL6$j!0!O ]}U 4 l!3hUo8T (xQ on#"mݴx.note.gnu.property.rela___ksymtab+exynos_pcie_set_ready_cto_recovery.rela___kcrctab+exynos_pcie_set_ready_cto_recovery.note.Linux.rela.exit.text.rela.init.text.hyp.text.rela.text.comment.init.plt.hyp.bss.rela.altinstructions__versions__ksymtab_strings.rela___ksymtab_gpl+exynos_pcie_set_perst_gpio.rela___kcrctab_gpl+exynos_pcie_set_perst_gpio.modinfo__ksymtab_gpl__kcrctab_gpl.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.init.eh_frame.rela.eh_frame.rela.gnu.linkonce.this_module.note.gnu.build-id.shstrtab.strtab__ksymtab.symtab__kcrctab.hyp.rodata.rela.rodata.hyp.data.rela.data.rodata.str1.1exynos_pcie_msi_set_affinity__kstrtabns_exynos_pcie_rc_set_affinity__crc_exynos_pcie_rc_set_affinity__kstrtab_exynos_pcie_rc_set_affinity__ksymtab_exynos_pcie_rc_set_affinitypci_find_ext_capabilitydw_pcie_find_capabilityexynos_pcie_rc_print_link_history__kstrtabns_exynos_pcie_set_ready_cto_recovery__crc_exynos_pcie_set_ready_cto_recovery__kstrtab_exynos_pcie_set_ready_cto_recovery__ksymtab_exynos_pcie_set_ready_cto_recoverymemcpyinit_timer_keyexynos_pcie_rc_probe.__keyof_property_read_variable_u32_array__const_udelayexynos_get_idle_ip_indexpower_stats_showcomplete_timeout_irqs_showlink_down_irqs_showlink_recovery_failures_showlink_up_failures_showlink_state_showl12_state_showlink_up_average_showpll_lock_average_showlink_speed_showexynos_pcie_rc_showexynos_pcie_eom2_showexynos_pcie_eom1_showexynos_pcie_rc_wr_other_conf_newexynos_pcie_rc_rd_other_conf_newexynos_pcie_rc_wr_own_conf_newexynos_pcie_rc_rd_own_conf_newgpiod_direction_output_rawexynos_pcie_get_pci_devfake_dma_dev__kstrtabns_exynos_pcie_rc_set_outbound_atu__crc_exynos_pcie_rc_set_outbound_atu__kstrtab_exynos_pcie_rc_set_outbound_atu__ksymtab_exynos_pcie_rc_set_outbound_atuexynos_pm_qos_update_request__kstrtabns_exynos_pcie_dbg_unit_test__crc_exynos_pcie_dbg_unit_test__kstrtab_exynos_pcie_dbg_unit_test__ksymtab_exynos_pcie_dbg_unit_test__kstrtabns_exynos_pcie_dbg_link_test__crc_exynos_pcie_dbg_link_test__kstrtab_exynos_pcie_dbg_link_test__ksymtab_exynos_pcie_dbg_link_testdev_attr_pcie_rc_testexynos_pcie_rc_add_port__hwasan_store8_noabort__hwasan_load8_noabort__hwasan_store4_noabort__hwasan_load4_noabort__hwasan_store2_noabort__hwasan_load2_noabort__hwasan_store1_noabort__hwasan_load1_noabortkstrtouintirq_set_affinity_hint__kstrtabns_exynos_pcie_deregister_event__crc_exynos_pcie_deregister_event__kstrtab_exynos_pcie_deregister_event__ksymtab_exynos_pcie_deregister_event__kstrtabns_exynos_pcie_register_event__crc_exynos_pcie_register_event__kstrtab_exynos_pcie_register_event__ksymtab_exynos_pcie_register_eventexynos_pcie_eom2_show.current_cntexynos_pcie_eom1_show.current_cnt__kstrtabns_exynos_pcie_l1_exit__crc_exynos_pcie_l1_exit__kstrtab_exynos_pcie_l1_exit__ksymtab_exynos_pcie_l1_exitexynos_pcie_rc_phy_init__mutex_initdw_pcie_host_initexynos_pcie_rc_pcie_ops_initexynos_pcie_rc_msi_initexynos_pcie_rc_initsysfs_emitmemsetktime_get_with_offsetexynos_pcie_rc_assert_phy_resetdevm_pinctrl_getof_clk_getexynos_pcie_rc_clock_get__kstrtabns_pcie_linkup_stat__crc_pcie_linkup_stat__kstrtab_pcie_linkup_stat__ksymtab_pcie_linkup_statexynos_pcie_rc_dump_link_down_status__kstrtabns_exynos_pcie_rc_dump_all_status__crc_exynos_pcie_rc_dump_all_status__kstrtab_exynos_pcie_rc_dump_all_status__ksymtab_exynos_pcie_rc_dump_all_status__kstrtabns_exynos_pcie_rc_chk_link_status__crc_exynos_pcie_rc_chk_link_status__kstrtab_exynos_pcie_rc_chk_link_status__ksymtab_exynos_pcie_rc_chk_link_statusexynos_update_ip_idle_statuspci_rescan_buspci_find_busdev_attr_power_statsexynos_pcie_msi_post_processlink_stats_attrsdma_unmap_page_attrsdma_map_page_attrspcie_dma_free_attrspcie_dma_alloc_attrsdev_attr_complete_timeout_irqsdev_attr_link_down_irqsexynos_pcie_rc_root_opsexynos_pcie_rc_pm_opsdw_pcie_opsexynos_pcie_rc_child_opsexynos_pcie_rc_opspcie_dma_opsexynos_pcie_int_qos____versionsarm64_use_ng_mappingsof_get_named_gpio_flagsdev_attr_link_recovery_failuresdev_attr_link_up_failures_dev_err__kstrtabns_register_separated_msi_vector__crc_register_separated_msi_vector__kstrtab_register_separated_msi_vector__ksymtab_register_separated_msi_vectorexynos_pcie_rc_driverplatform_driver_unregister__platform_driver_registerlogbuffer_register__kstrtabns_exynos_pcie_rc_print_aer_register__crc_exynos_pcie_rc_print_aer_register__kstrtab_exynos_pcie_rc_print_aer_register__ksymtab_exynos_pcie_rc_print_aer_registeritmon_notifier_chain_register__kstrtabns_exynos_pcie_rc_print_msi_register__crc_exynos_pcie_rc_print_msi_register__kstrtab_exynos_pcie_rc_print_msi_register__ksymtab_exynos_pcie_rc_print_msi_registerexynos_pcie_rc_irq_handlermsi_handlerexynos_pcie_msi4_handlerexynos_pcie_msi3_handlerexynos_pcie_msi2_handlerexynos_pcie_msi1_handlerexynos_pcie_msi0_handlerexynos_pcie_rc_itmon_notifierexynos_pcie_rc_set_barexynos_pcie_rc_resume_noirqexynos_pcie_rc_suspend_noirqplatform_get_irqhandle_level_irqpci_msi_unmask_irqpci_msi_mask_irqdw_handle_msi_irqdisable_irqenable_irqdevm_request_threaded_irqlink_stats_groupsysfs_create_grouppcie_is_linkupexynos_pcie_rc_link_up__kstrtabns_exynos_pcie_rc_register_dump__crc_exynos_pcie_rc_register_dump__kstrtab_exynos_pcie_rc_register_dump__ksymtab_exynos_pcie_rc_register_dumpstrcmpmsleepcpu_bit_bitmapiounmappcie_iommu_unmap__ioremappcie_iommu_map__kstrtabns_exynos_pcie_set_perst_gpio__crc_exynos_pcie_set_perst_gpio__kstrtab_exynos_pcie_set_perst_gpio__ksymtab_exynos_pcie_set_perst_gpio_dev_infoirq_domain_set_infoexynos_pcie_rc_resumed_phydown_dev_warn__kstrtabns_exynos_pcie_poweron__crc_exynos_pcie_poweron__kstrtab_exynos_pcie_poweron__ksymtab_exynos_pcie_poweronexynos_pcie_rc_poweronexynos_pcie_phy_isolationqueue_work_ondelayed_work_timer_fn__kstrtabns_exynos_pcie_rc_l1ss_ctrl__crc_exynos_pcie_rc_l1ss_ctrl__kstrtab_exynos_pcie_rc_l1ss_ctrl__ksymtab_exynos_pcie_rc_l1ss_ctrl__stack_chk_fail_printkdma_set_coherent_maskdma_set_maskexynos_pcie_rc_cpl_timeout_work__kstrtabns_exynos_pcie_rc_force_linkdown_work__crc_exynos_pcie_rc_force_linkdown_work__kstrtab_exynos_pcie_rc_force_linkdown_work__ksymtab_exynos_pcie_rc_force_linkdown_workexynos_pcie_rc_dislink_worklogbuffer_logkmutex_unlock_raw_spin_unlockmutex_lock_raw_spin_lockexynos_pcie_notify_callbackdw_pcie_write_dbiexynos_pcie_rc_write_dbidw_pcie_read_dbiexynos_pcie_rc_read_dbiexynos_pcie_rc_of_matchlogbuffer_logof_property_read_string__irq_resolve_mapping__kstrtabns_exynos_pcie_set_skip_config__crc_exynos_pcie_set_skip_config__kstrtab_exynos_pcie_set_skip_config__ksymtab_exynos_pcie_set_skip_configrmw_priv_regscnprintfexynos_pcie_rc_wr_other_confexynos_pcie_rc_rd_other_confexynos_pcie_rc_wr_own_confexynos_pcie_rc_rd_own_confsscanf__kstrtabns_exynos_pcie_poweroff__crc_exynos_pcie_poweroff__kstrtab_exynos_pcie_poweroff__ksymtab_exynos_pcie_poweroffexynos_pcie_rc_poweroffexynos_pcie_rc_remove_raw_spin_lock_irqsavegpiod_set_raw_valuegpiod_get_raw_valuealloc_workqueue__kasan_check_writedw_pcie_writeexynos_pcie_resume_complete__kstrtabns_exynos_pcie_rc_set_cpl_timeout_state__crc_exynos_pcie_rc_set_cpl_timeout_state__kstrtab_exynos_pcie_rc_set_cpl_timeout_state__ksymtab_exynos_pcie_rc_set_cpl_timeout_state__kstrtabns_exynos_pcie_rc_get_cpl_timeout_state__crc_exynos_pcie_rc_get_cpl_timeout_state__kstrtab_exynos_pcie_rc_get_cpl_timeout_state__ksymtab_exynos_pcie_rc_get_cpl_timeout_statepinctrl_select_statepinctrl_lookup_state__kstrtabns_exynos_pcie_rc_set_sudden_linkdown_state__crc_exynos_pcie_rc_set_sudden_linkdown_state__kstrtab_exynos_pcie_rc_set_sudden_linkdown_state__ksymtab_exynos_pcie_rc_set_sudden_linkdown_state__kstrtabns_exynos_pcie_rc_get_sudden_linkdown_state__crc_exynos_pcie_rc_get_sudden_linkdown_state__kstrtab_exynos_pcie_rc_get_sudden_linkdown_state__ksymtab_exynos_pcie_rc_get_sudden_linkdown_stateexynos_pcie_rc_get_pin_statedev_attr_link_statepci_save_statepci_restore_stateusleep_range_statepci_store_saved_statepci_load_saved_statedev_attr_l12_stateregmap_update_bits_baseshm_get_msi_base_raw_spin_unlock_irqrestorecomplete_timeout_irqs_storelink_down_irqs_storelink_recovery_failures_storelink_up_failures_storel12_state_storelink_speed_storeexynos_pcie_rc_storeexynos_pcie_eom2_storeexynos_pcie_eom1_storeclk_unprepareclk_prepareexynos_pcie_suspend_preparedevm_gpio_request_one__kstrtabns_exynos_pcie_pm_resume__crc_exynos_pcie_pm_resume__kstrtab_exynos_pcie_pm_resume__ksymtab_exynos_pcie_pm_resume__pm_runtime_resumeplatform_get_resource_bynamesep_irq_nameinit_module__this_modulecleanup_moduledevice_create_filesyscon_regmap_lookup_by_phandleof_parse_phandlepcie_sysmmu_disableclk_disablepcie_sysmmu_enableclk_enableexynos_pcie_rc_clock_enablepm_runtime_enableirq_set_irq_wakeexynos_pcie_rc_set_enable_wakedev_attr_link_up_averagedev_attr_pll_lock_averagepcie_dma_unmap_pagepcie_dma_map_pagekfreeexynos_pcie_rc_get_resourcedevm_ioremap_resourceof_address_to_resourcepci_assign_resourcepci_get_deviceexynos_pm_qos_add_request_traceexynos_pcie_rc_probepci_read_config_dword__kstrtabns_exynos_pcie_pm_suspend__crc_exynos_pcie_pm_suspend__kstrtab_exynos_pcie_pm_suspend__ksymtab_exynos_pcie_pm_suspendis_vhook_registereddev_attr_link_speedexynos_pcie_rc_check_link_speedexynos_pcie_rc_change_link_speedregmap_read__kasan_check_readdw_pcie_readgpio_to_descdw_pcie_setup_rcexynos_pcie_setup_rcg_pcie_rc__sanitizer_cov_trace_pcdevm_kmallocsep_msi_vecexynos_pcie_rc_set_ioccexynos_pcie_rc_make_reg_tbirq_get_irq_datairq_domain_get_irq_data_note_9$d.299$d.199$d.99$d.289$d.189$d.89$d.279$d.179$d.79$d.369$d.269$d.169$d.69$d.359$d.259$d.159$d.59$x.349$d.249$d.149$d.49$x.339$d.239$d.139$d.39$x.329$d.229$d.129$d.29$d.319$d.219$d.119$d.19$d.309$d.209$d.109$d.9_note_8$x.298$x.198$x.98$x.288$x.188$x.88$x.278$x.178$x.78$d.368$x.268$x.168$x.68$d.358$x.258$x.158$x.58$d.348$x.248$x.148$d.48$d.338$x.238$x.138$d.38$d.328$x.228$x.128$d.28$x.318$x.218$x.118$x.18$d.18$x.308$x.208$x.108$x.8$d.8$d.297$d.197$d.97$d.287$d.187$d.87$d.277$d.177$d.77$d.267$d.167$d.67$x.357$d.257$d.157$d.57$x.347$d.247$d.147$d.47$x.337$d.237$d.137$d.37$x.327$d.227$d.127$d.27$d.317$d.217$d.117$d.17$d.307$d.207$d.107$d.7$x.296$x.196$x.96$x.286$x.186$x.86$x.276$x.176$x.76$x.266$x.166$x.66$d.356$x.256$x.156$x.56$d.346$x.246$x.146$d.46$d.336$x.236$x.136$d.36$d.326$x.226$x.126$d.26$x.316$x.216$x.116$x.16$d.16$x.306$x.206$x.106$x.6$d.6$d.295$d.195$d.95$d.285$d.185$d.85$d.275$d.175$d.75$d.265$d.165$d.65$x.355$d.255$d.155$d.55__UNIQUE_ID_license545$x.345$d.245$d.145$d.45$x.335$d.235$d.135$d.35$x.325$d.225$d.125$d.25$d.315$d.215$d.115$d.15$d.305$d.205$d.105$d.5$x.294$x.194$x.94$x.284$x.184$x.84$x.274$x.174$x.74$x.264$x.164$x.64$d.354$x.254$x.154$x.54__UNIQUE_ID_description544$d.344$x.244$x.144$d.44$d.334$x.234$x.134$d.34$d.324$x.224$x.124$d.24$x.314$x.214$x.114$x.14$d.14__UNIQUE_ID_scmversion304$x.304$x.204$x.104$d.4$d.293$d.193$d.93$d.283$d.183$d.83$d.273$d.173$d.73$d.263$d.163$d.63$x.353$d.253$d.153$d.53__UNIQUE_ID_author543$x.343$d.243$d.143$d.43$x.333$d.233$d.133$d.33$d.323$d.223$d.123$d.23$d.313$d.213$d.113$d.13__UNIQUE_ID_depends303$d.303$d.203$d.103$d.3dev_attr_eom2$x.292$x.192$x.92$x.282$x.182$x.82$x.272$x.172$x.72$d.362$x.262$x.162$x.62$d.352$x.252$x.152$x.52$d.342$x.242$x.142$d.42$d.332$x.232$x.132$d.32$x.322$x.222$x.122$d.22$x.312$x.212$x.112$x.12$d.12__UNIQUE_ID_name302$x.302$x.202$x.102$d.2dev_attr_eom1$d.291$d.191$d.91$d.281$d.181$d.81$d.271$d.171$d.71$d.361$d.261$d.161$d.61$x.351$d.251$d.151$d.51$x.341$d.241$d.141$d.41$x.331$d.231$d.131$d.31$d.321$d.221$d.121$d.21$x.311$d.211$d.111$d.11__UNIQUE_ID_vermagic301$d.301$d.201$d.101$d.1exynos_pcie_rc_prog_viewport_cfg0$x.290$x.190$x.90$x.280$x.180$x.80$x.270$x.170$x.70$x.260$x.160$x.60$d.350$x.250$x.150$d.50$d.340$x.240$x.140$d.40$d.330$x.230$x.130$d.30$x.320$x.220$x.120$x.20$d.20$x.310$x.210$x.110$x.10$d.10$x.300$x.200$x.100%@Hq7Th` a b AZ*+@+9@0+2TV @(+G@+@+@P+hY0@+Yl@+RZM@p+_o2_3i`hd@ X+hȖ}0x@8 + LoXCzH0@@@0+%@$h /J-T~9.