ELF@@-+|3<=oLuꑎ0jiTO߃S}Sx)AsMMMMM   " $ O O    & .  N N N N N N 3SysMMU Dump: ctrl@0x0000 %x, status@0x0008 %x, version@0x0034 %xTrying mapping on 1MiB@%#09llx that is mappedPTW ACCESS FAULTpmmu3,stream_property2SysMMU has %d PTLBs(PMMU %d), %d STLBs, 1 S1L1TLB (Fault occurred!)2[%02d][%02d] VPN: %#010x, PPN: %#010x, ATTR: %#010x 2>> Invalid address detected! entry: %#lx2>> Invalid address detected! entry: %#lx exynos_iommu_map_once2From [%s], SysMMU %s %s at %#010lx (page table @ %pa) ignore-tlb-invalNumber of PMMU : %d. pmmu7,default_stream3unaligned: iova 0x%lx pa 0x%pap sz 0x%zx min_pagesz 0x%x 2 STLB: %#010lx, PT entry: %#010lx 2ASID: %d, Burst LEN: %d, AXI ID: %d, PMMU ID: %d, STREAM ID: %d &domain->pgtablelockpmmu0,stream_property&domain->lock%s: VA: 0x%llx's ref conunt is not 0 - SKIP unmap 2------------- PTLB[WAY][SET][ENTRY] ------------- _rs.lockUnable to find IRQ resource exynos_sysmmu_irqpmmu3,default_stream3SysMMU %x: %x %x %x 2------------- S1L1TLB[WAY][SET][ENTRY] ------------- 2>> S1L1TLB mismatch detected! Trying mapping on %#09llx mapped with 1MiB page%s : LV1 entry fault! pcie-iommu-lv2table2S1L1TLB has %d way, %d set. %s: Can't alloc LV2 table! 6Gen_pool is full!! Try dynamic alloc 3Failed to allocate lv2table gen pool &(&data->fault_notifiers)->lockInvalid QoS value %d, use default. There is NO ignore tlb inval, so set default value(0) truepmmu4,default_streamUNKNOWN FAULTqospmmu6,stream_property../private/google-modules/soc/gs/drivers/iommu/exynos-pcie-iommu-zuma.c3offset: 0 4 8 C 3SysMMU %x: %x %x %x %x Add SysMMU Page Fault handler.3unaligned: iova 0x%lx size 0x%zx min_pagesz 0x%x %s: Duplicated Memory Allocation : PTE will be overwritten! 2entry addr: %lx, slpt base addr: %lx 3%s: Failed to create kmem cache Failed to get resource info 3SysMMU page table @ %pa 2>> No Valid S1L1TLB Entries 2PCIe SysMMU Fault - VID : %d(0x%x) pmmu0,default_stream2STLB.%d has %d way, %d set. %s exynos_iommu_map2Lv2 entry: %#010x 3SysMMU %x: %x WARNNING : There is NO PCIe VID!!! 3PCIe SysMMU feature is disabled!!! 2PMMU.%d PTLB.%d has %d way, %d set. %s 2>> No Valid STLB Entries pmmu5,default_stream3PCIe SysMMU mapping Error! 2>> No Valid PTLB Entries 2>> STLB mismatch detected! 2Lv1 entry: %#010x use-map-oncepmmu1,stream_propertyexynos_iommu_unmap_onceexynos_iommu_unmap&data->mmu_ctrl_lockFault occurred while System MMU %s is not enabled! 2Please check IRQ and SFR base address. 2AxID: %#x, AxLEN: %#x PAGE FAULTpmmu5,stream_property3sysmmu(CP) lv2set_page: paddr: 0x%llx, size: 0x%lx, pent: 0x%x 3%s: Failed: size(%#zx)@%#llx is smaller than page size %#zx %s:%d: irq(%d) happened 2System MMU has failed to access page table WARNNING : There is NO HSI block!!! 6Page Table Base Address : 0x%pap 2------------- STLB[WAY][SET][ENTRY] ------------- failed to init number of pmmu pmmu2,default_stream3SysMMU %x: %x %x is probed. Version %d.%d.%d - MAX VM : %d, 36bit addr : %d 2SEC : ent(%#llx) == faddr(%#llx)... Enable map once. 2>> PTLB mismatch detected! Unrecoverable System MMU Fault!!pmmu7,stream_property%s: Don't allow address + size over is section size (0x%llx + 0x%zx) Failed to parse DT falsepmmu6,default_stream6Set PCIe use IOCC flag. pcie-sysmmuREAD2Page table base of driver: %pa 6Default Stream cfg : 0x%x - %d stream properties 2[%02d][%02d] TPN(PPN): %#010x, PPN: %#010x, ATTR: %#010x pcie_iommu_init2Page table base is not in a valid memory region pcie-vid-num3[%s] PCIe SysMMU feature is disabled!!! Fault occurred!&data->lockL1Page Table Address : 0x%pap(phys) Invalid map once value (set to default -> false) num_pmmupmmu4,stream_property3%s: Failed(%d) to map %#zx bytes @ %#llx 2---------------------------------------------------------- WRITE2ent(%#llx) == faddr(%#llx)... 2Try to IGNORE Page fault panic... ACCESS FAULTsysmmu,no-suspendpmmu1,default_stream2 PTLB: %#010lx, PT entry: %#010lx 2S1L1TLB: %#010lx, PT entry: %#010lx 2The fault is not caused by this System MMU. hsi-block-numfailed to get stream property, return %d pmmu2,stream_property3pgsize err: iova 0x%lx size 0x%zx unmapped 0x%zx Unable to register handler of irq %d Probe HSI%d block, PCIe VID : %d port-nameinvalid index %d is ignored. (max:%d) pcie_iommu_tlb_invalidate_allCONTEXT FAULTFailed to parse TLB property samsung,pcie-sysmmu *?##_֬  qBT?#{Y` !@ 4 UA R @ RI1 ) {#_!@*?#{WO* cYɿII*6cR2ucROBWA{è#_ k7_ qT?#{WOYb !@)4 UA @R6MS D ](R D]) R R (OBWA{è#_@*?#{WO* cYɿII*6cRucROBWA{è#_֬ ?#{O qT*Z`OA{¨#_ qT*)Rzh @* Ԭ  qT?#{og_WOY` VA R @NS 3}@z@1T h 3 2 @2 @R :@a( LӜR R a(J""@H4"@)R)! *" @"@3}@d @)R *4OEWD_CgBoA{ƨ#_ֈ @R@* Y@X@qH@ @Y! @lX49#RRR9S@T(_1`T)_mS @ @ YAY(@ @! S @ @ N @ @ I@*Ԭ  qT?#{WOY`4VA @NS"@3}@ @x""@)R)!) " @ R R)OBWA{è#_@*Ԭ  qT?#{ OY`h}@sAT.@is q!T@!RROB @{è#_@*Ԭ ?#{CA8C q"TRY` UA @I1 )@}tA8C@ T{A#_@* ?#{og_WOCA8C qb2T{*h[`| @UA*"****x*u*"r*2o*R***d*a*^*[* R***R* RJ*G*"D*2A*(R***8*5*"2*2/*@R*** @&*RR*RR*R@R**R*R*RR*RR*R@*RR*RR*RR*RR*RR*R@R*R*R**R***RR*R*R**R***RR*R*R**R***"@*RRR*{*R*RsR*o*R*Rg*R R` R*\* R*RTR*PR*LR*H*R***R>R*:R*6*R**R,R*(*R*3 @}t qT*@**`{h1A8C@ aTOFWE_DgCoB{A#_@* ?#{ O cYɿIIB4Ru@*cROB* @{è#_?#{og_W O C@R**R|SnS{jA @ ***q T @R]So@oA@Th @ R)  )|S<*****B@qTTnS_q**CIǟ*#)  kT94C^***a*h @ * *@h @s7* {C@?kATh @ R* fh @R* a*:7****I****_ *@I_(F=~k kaYaih(}t+qT qT)Ҥ? qT?#{OYa!@OA*{¨#_@* t?#{og_W O CA8C q"ET**Zd ,@}@T{t)t@3?)RvtJJ$!))_ !5TUA qh@T*P*CHzi(C94.@h?*O@5@I?DT!@35C^^@*T 8 ?#!T!35C^'4'_r(RIR5RHR IR ^@ytq1T^hD ҂R#R(* @+ lfJ@@)  @@_Y`!Th )@J? k)@(@*H!Ț((*T i@J@)? kiiT I.@)4T@ S"ؚT@ qT q!T6^@ S@iT44^@3 aT@r TC^qTD@9r!'T^iD M@8i *_r)T @8 _r%T @8 _r%T A8 _r!%T MA8 _r$T A8 _ra$T A8 _r$T B8 _r#T MB8 _rA#T B8 _r"T B8 _r"T C8 _r!"T MC8 _r!T C8 _ra!T C8 _r!T ?@ RJ@+ @lfӟ#R)  @@#(W@hD ҂R#R(*@+ lfӈJ@@)  @@(>Rw R~_ K~ 51~_K~ 5+jLӪ*4_rHRIR97 *Z DhD{@*qGT@9rT 4!iL "~Ӊ @)@J@ + #Rhkf) @^K(*C^@ qTzhhA5uh"@4@ @s @MSR D ]a( @R a)D]2C^B5A8C_ T*OJWI_HgGoF{E#_C@*!B_< !;:!Ԧ!ԣ!B_!< !%< !"URuRRRRRR5R UR uRRRRR~*!< !*g @*!Ԫ^_ K 5[A%݄?#{og_WO _ q"7T ,@*Yb* S?*Rtxt}@@))C! j_ .TUAC_ q3TP*S> y|(C94.@(2t:@  ?D T!@4!BT yi_ r@-TJezJ|L@JJaYV +@J_q!TR  D) 4)Q Ryz T))h k$+@@"Ț(( %T i@*Q.@ji%7T*R6  @@[!ɚ _ qT?M)$T @ ҂RJ@+ @lfӟ#R)  @@R*4 ez|Ӵ^@J@  *LaY * @J_ q`T 4?=T } }  }R}#RJ@)@ ) kf@@!XR(;R    RJ@lf)@#R ) !@@H(R(RzwqaT @@R@#R@ez@|)Q aY @f)  ˫@6 ҉ @j )f? A @z7R@6@RS@NDR{3MRH_A 5_ 5@^@tLU 4s{7Rq@TDh45DQ 7!~_~ 5s@@iL "~  )@J@+ #Rhkf) @a4_ q( Ty|hA5wh"@4C^ @s @MSR D ]a(@R a)D]2 ~OIWH_GgFoE{D#_!!R!$R!!!4!B @*!Ա~_ ~ 5?#{WO@ r@T? q!T !: @@)  T@R F@  aY DZCYR *@ #R D2@J@  )@mfӿ@J  A R@ e}|)@ iLaY )OBWA{è#_dR@@`?#{og_WOA8C*BcxR @!h"@"4hjAqT Rh @5(* r!Thj@T***h @NS RI  h @RY * h @ RI *  r|S J}vh @ RI *B* Ni @RAJ tRA9@!)*(@i @}t#)<@h@1B@h@9@A@qbT *RS J k?qY{bCh @h @ RI *)h @RI *)|S\?OS***qT+?OS @) G T5 @ pө )@I _Ju})ij [+ `Tk@7 @***`7) U)@)@)%ʚ6T~)@ aYakzhkz ? qT?q!T)@ez|ӪNLY~ aYLAkyHky#HAT}P*aT @** @) T*A8C_ TOG RWF_EgDoC{B#_h@9@A@!@*?#{O"RRRR`.RR`^` @  K @mf)@@Rh#RI 4R`!BCR`!BCRh hVhZR(rt9hROA{¨#__eE??#{OL@(R9OA*{¨#__eE??#{OL@9OA*{¨#_߈߈u߈(߈<߈pcie_iommu_mappcie_sysmmu_all_buff_freepcie_sysmmu_add_fault_handlerpcie_sysmmu_enableprint_pcie_sysmmu_tlbpcie_iommu_tlb_invalidate_rangepcie_sysmmu_set_use_ioccpcie_sysmmu_disablepcie_iommu_unmappcie_iommu_tlb_invalidate_allű6?#{ WO@h*)RR*`RR` `R@6@@hx j@(!JfR! 4s* @OCWB{Ĩ#_!*`4@@!c?#{ WO@/RR @R* ? #T\!6V**qT!KB@Ee@B*5!BCR!BCR"!BCRfVz @ @ |SZ @R* b@@^E`5RA qT )4y(~v* @OCWB{Ĩ#_*!***!,@ ! x)@J@@!i kf (\)!])@!} S-S*@*?#{og_WOA8C !3Ѩ*0BC)C_ 5_@qT!Cz!`2BC#R6!@!C#RR`2B6!@!V`2BhbI92hb 9`2B!C#R`7@!*!`2B`5@!55R! * !*4!9!`2B3* 5@!j@R| jAq T#@ T@z|`2B#Ry|@6v`2BRqTjAkT?*a@*(~A9R~(  }@`2B 7* ~bkz_ qTZSaT !cRhk:*!!*!*uA8C_ T*OGWF_EgDoC{B#_@*author=Kisang Lee description=Exynos PCIe SysMMU driverlicense=GPL v2vermagic=6.1.75-android14-11-g48b922851ac5-ab12157876 SMP preempt mod_unload modversions aarch64name=exynos_pcie_iommuscmversion=g1343c08acdd5depends=LinuxLinuxexynos_pcie_iommu~_printk+@log_write_mmio$kmem_cache_alloc#]devm_kmallocJªplatform_get_resource1tdevm_ioremap_resourceplatform_get_irq?7devm_request_threaded_irq)R__raw_spin_lock_init_fof_property_read_stringSRmem_sectionKEatomic_notifier_call_chainFpanicof_property_read_u32_index\of_property_read_variable_u32_array޻of_find_propertyZ%strcmp1Reof_property_count_elems_of_size\j__get_free_pagesCfree_pages zkfreeemodule_layoutGNU78Y0y!ɛ9ݧGNU,0l p tx|04(\`  l4dhl<@P T t04@DHL|L b  b  4 P l       d   , \    0 d h x       , \ 4 ` 4 t  | | $(<@wDwlwpw%%  7 7    jj $O(O,LWPW\`dh4@XAAHwLw    7 7 44(((,8<DP0mmhhmm Ptx88$ $ $$  8,80Lpt|88   m m`lhphx88 lx@ @ mm C$C,Xv\v`mdmltCxC$(,0@P , 0 \ 8` 8d  h  l t @ x @ |     L! P! \! !!!!!8!8!!!0"4"X"\"d"8t"8|""""""8"8""("# #(##0#(H#\#l#8x#8|#######0#0# ,$0$8$ <$ d$$$$$$$$8$$8% %$%<%%%%4%4%%5%5&,&* 0&* 4&( 8&( D&L&P&T& X& \&d&,h&,l& p& x&&&&&(&&(''( ''(','0'<'T'X'8d'|'''8'''''''0'0'((P(eT(ed(i h(i l((G(G(h)l)))))))))) ) ***`*[d*[t***** * ** * ** * ** * ***+ + $+@+D+H+L+\+`+ d+ h++++++++++,, , $, 0,4,8,<,@,pT,p\,ph,l,p,t,,P ,P ,,, -%$-%0-4-@-8H-P-X-8t-|---x-x-------&-'$.8.p.. Gq G04)8GG$(,G$(,GH G GG04[8Gh.  .x .$4(04<@H"LT"X`x$dl%pxx)|.).4 DP$(04<@HLTTX`&dl &px&|$&&&,0 00C4CH L0\ dhx| 0  $s (s ,48<tHH(( (80 4 8@<@H8LTX\P`Pht; x; |``4 4 4 ,@iDiP` d pt|  v v 8<\ pt|!    !CC "$(8!H&L&T`dp|]]#    #//aa 8<LPt!$  !48@lpt|. .  0???h??8?H0 X0.T..T. .(T.q 6xmUM wbk j  * Android (10087095, +pgo, +bolt, +lto, -mlgo, based on r487747c) clang version 17.0.2 (https://android.googlesource.com/toolchain/llvm-project d9f89f4d16663d5012e5c09495f3b30ece3d2362)36;PRZqx. !$ _G  >qGh F  Gi $ $HXG G:  G G  [ G 0 0)G0 07GPQG$$     :    @| DB    4 |   x | 4  v .<   . \~  . .  lp ph' &tLhhL 8$6$ 8i0 A h^ <  (  4j 0 D ' P    "  d *  ! T t xo8h H{ " T ";(0" h^ `$ |$l %  & X &  &/  $&-h  &   R &} H D HY (Z@^ P `D  ,$) ( (x .  . (p L , @ @tx   .H . . T.D# P.W T. 5  - -&S @  0  0 ! ";'   w    G  "  Q  ##H#obab  $d & &  !#$& ! pr s  Dl D   |   \Z p  x, }itT 9L!5b .G& @sc$G6Z  6 L k|  ,.note.gnu.property.note.Linux.rela.init.text.hyp.text.rela.text.comment.init.plt.hyp.bss.rela.altinstructions__versions__ksymtab_strings.modinfo__ksymtab_gpl__kcrctab_gpl.rela___ksymtab_gpl+pcie_iommu_tlb_invalidate_all.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.gnu.linkonce.this_module.rela__bug_table.note.gnu.build-id.rela___ksymtab+pcie_sysmmu_set_use_iocc.shstrtab.strtab__ksymtab.symtab__kcrctab.hyp.rodata.rela.rodata.rela.init.data.hyp.data.rela.ref.data.rela.datapmmu_stream_propertyof_find_propertyalloc_lv2entrygen_pool_destroykmem_cache_destroyexynos_sysmmu_probe.__keyexynos_iommu_domain_alloc.__keyof_property_read_variable_u32_arrayof_property_read_u32_indexg_last_devdump_sysmmu_tlb_portmax_req_cntwrong_pf_cnt__raw_spin_lock_init___ratelimitmemsetkimage_voffsetsysmmu_parse_dtpcie_sysmmu_dump_registersexynos_iommu_unmap_once._rsexynos_iommu_map_once._rsalt_cb_patch_nopssysmmu_pm_ops____versions__get_free_pages_dev_errexynos_sysmmu_driver__platform_driver_registeratomic_notifier_chain_registerlv2table_counteralloc_countergen_pool_alloc_algo_ownergen_pool_free_ownergen_pool_add_owner__kstrtabns_pcie_sysmmu_add_fault_handler__crc_pcie_sysmmu_add_fault_handler__kstrtab_pcie_sysmmu_add_fault_handler__ksymtab_pcie_sysmmu_add_fault_handlermemstart_addrgen_pool_has_addrexynos_sysmmu_irqplatform_get_irqdevm_request_threaded_irqstrcmp__kstrtabns_pcie_iommu_unmap__crc_pcie_iommu_unmap__kstrtab_pcie_iommu_unmap__ksymtab_pcie_iommu_unmap__kstrtabns_pcie_iommu_map__crc_pcie_iommu_map__kstrtab_pcie_iommu_map__ksymtab_pcie_iommu_maplog_post_write_mmiolog_write_mmiolog_post_read_mmiolog_read_mmio_dev_infomem_sectionfind_iovm_regionatomic_notifier_call_chainpmmu_default_streamlv2table_pool__kstrtabns_pcie_iommu_tlb_invalidate_all__crc_pcie_iommu_tlb_invalidate_all__kstrtab_pcie_iommu_tlb_invalidate_all__ksymtab_pcie_iommu_tlb_invalidate_allgen_pool_avail__stack_chk_failwritel__warn_printk_raw_spin_unlock_raw_spin_locksysmmu_of_matchof_property_read_stringof_property_count_elems_of_size_raw_spin_lock_irqsavegen_pool_createkmem_cache_create_raw_spin_unlock_irqrestoreexynos_sysmmu_resumesysmmu_fault_nameinit_module__this_module__kstrtabns_pcie_sysmmu_disable__crc_pcie_sysmmu_disable__kstrtab_pcie_sysmmu_disable__ksymtab_pcie_sysmmu_disable__kstrtabns_pcie_sysmmu_enable__crc_pcie_sysmmu_enable__kstrtab_pcie_sysmmu_enable__ksymtab_pcie_sysmmu_enablelv2table_kmem_cachekmalloc_large__kstrtabns_pcie_iommu_tlb_invalidate_range__crc_pcie_iommu_tlb_invalidate_range__kstrtab_pcie_iommu_tlb_invalidate_range__ksymtab_pcie_iommu_tlb_invalidate_rangekfree__kstrtabns_pcie_sysmmu_all_buff_free__crc_pcie_sysmmu_all_buff_free__kstrtab_pcie_sysmmu_all_buff_free__ksymtab_pcie_sysmmu_all_buff_freekmem_cache_freeplatform_get_resourcedevm_ioremap_resourcedma_sync_single_for_deviceexynos_sysmmu_probeexynos_sysmmu_suspendwritel_relaxedreadl_relaxeddevm_kmallocexynos_iommu_domain_allockmem_cache_allocpanic__kstrtabns_pcie_sysmmu_set_use_iocc__crc_pcie_sysmmu_set_use_iocc__kstrtab_pcie_sysmmu_set_use_iocc__ksymtab_pcie_sysmmu_set_use_iocc__kstrtabns_print_pcie_sysmmu_tlb__crc_print_pcie_sysmmu_tlb__kstrtab_print_pcie_sysmmu_tlb__ksymtab_print_pcie_sysmmu_tlbg_sysmmu_drvdata_note_9$d.99$d.89$d.79__UNIQUE_ID___addressable_init_module469$d.69$d.59$d.49$x.39$x.29$x.19$d.9$x.98$x.88$x.78exynos_sysmmu_probe.__key.68$x.68$x.58$x.48exynos_iommu_domain_alloc.__key.138$d.38$d.28$d.18$d.108$d.8$d.97$d.87$d.77$d.67$d.57$d.47$x.37$x.27$x.17$d.107$d.7$x.96$x.86$x.76exynos_sysmmu_probe.__key.66$x.66$x.56$d.46$d.36$d.26$d.16$d.106$d.6$d.95$d.85$d.75$d.65$d.55$x.45__UNIQUE_ID_depends335$x.35$x.25$x.15$d.105$d.5$x.94$x.84$x.74$x.64$x.54exynos_iommu_unmap_once._rs.54exynos_iommu_map_once._rs.44$d.44__UNIQUE_ID_scmversion334$d.34$d.24$d.114$d.14$d.104$d.4$d.93$d.83$d.73$d.63$d.53$x.43__UNIQUE_ID_name333$x.33$x.23$x.13$d.13$d.3$x.92$x.82__UNIQUE_ID_license472$x.72$x.62$x.52exynos_iommu_unmap_once._rs.52exynos_iommu_map_once._rs.42$d.42__UNIQUE_ID_vermagic332$d.32$d.22$d.12$d.102$d.2$d.91$d.81__UNIQUE_ID_description471$d.71$d.61$d.51$x.41$x.31$x.21$d.11$d.101$d.1$x.90$x.80__UNIQUE_ID_author470$x.70$x.60$x.50$d.40$d.30$d.20_note_10$d.10$x.100@<|<fEp\((p2(?.SpGNqG rG0PXPPP:@Hm3* 2P@h*d@ph*a@أ@*@@*%P @*X@з*X@*Y@x`*@ظ* E0`Lo^Z0&@[@!@x*$w` Qm$(m ,PX^