ELFX@@1.![!!!!!!!!!!!!![[[![[![[!@ zR| DD-DPT P   PTD-D (`,D-DD T DD-($D-DD L DD-4xD-D0L 0 P 0LD-0pD-D0L 0 H 0LD-@$D-DpX P   pXD-D ,hDD-D H  d  HD-0`D-D H     HD-D 0`D-D0L 0 x 0LD-8DD-D0L 0  0LD-D <<4D-D@P @   @PD-D 0|XD-D@L    @LD-D 8D-D0L 0  0LD-D 0L-D H     HD-D ( `D-DD  h DD-D 0LLD-D0L 0 d 0LD-0pD-D0L 0 H 0LD-(p|-DD L DD-(l-D H  |  HD-H D-D`X `  \ `XD-D HX@D-Dp\ `   p\D-D (Xh-DD \ DD-<HD-D@P @  @PD-0D-D H   \  HD-D 0DD-D0L    0LD-D (xpx-DD \ DD-LdD-D\ `  | \D-D HHD-D`X `   `XD-D @@(D-DPT P   PTD-D 8D-D0L 0 t 0LD-D 8HD-D@P @   @PD-D D8D-D`X P  t `XD-D 0D`D-D0L 0 x 0LD-4x`D-D0L 0 x 0LD-8\D-D0L 0  0LD-D ,D-DD   DD-D @D-DPT P  d PTD-D 8`D-D0L 0  0LD-D 4D-D0L 0 ` 0LD-((D-DD P DD-@ D-DPT P   PTD-D @D lD-DPT P 4 PTD-4 D-D0L 0 \ 0LD-D 4 pD-D0L 0 H 0LD-( (D-DD P DD-H$ LD-D`X `   `XD-4p D-D0L 0 \ 0LD-D ( tT-DD  d DD-D 0 pD-D0L 0 H 0LD-0 D-D0L 0 X 0LD-(< XD-D H  x  HD-0h D-D0L 0 p 0LD-( ,D-DD T DD-0 DD-D H  d  HD-zR| 8D-D@P @ l @PD-0TD-D H     HD-D 0pD-D0L 0 H 0LD-4xD-D0L 0 P 0LD-(lD-DD  p DD-D   (4h|-DD X DD-(`l|-DD \ DD-,PD-D H  p  HD-,PD-D H  p  HD-zR| 0D-D0L 0  0LD-0LpD-D0L 0 H 0LD-0XD-D H   T  HD-D (0D-DD X DD-8D-D0L 0 h 0LD-D (0D-DD X DD-8HD-D0L 0 h 0LD-D 0|D-D H   X  HD-D @`D-DPT P   PTD-D <D-D@P @  0 @PD-D H<tD-Dp\ `  ( p\D-D 0pD-D0L 0 H 0LD-4xD-D0L 0 P 0LD-0pD-D0L 0 H 0LD-0(pD-D0L 0 H 0LD-zR| 0 D-D0L 0  0LD-0LD-D0L 0  0LD-@4D-DPT P   PTD-D (4D-DD \ DD-4D-D0L 0  0LD-,(D-DD  L DD-D X (l(-DD T DD-4D-D0L 0  0LD-D ,,D-DD  D DD-D 0pD-D0L 0 H 0LD-0HpD-D0L 0 H 0LD-4|xD-D0L 0 P 0LD-<D-D@P @   @PD-D ,H-DD  | DD-D 08PD-D H   \  HD-D ;,?#{g_WOR(@*9\(:@zh&@V@vS4H @i@9qi06H@yc@*h@ h@h@)Rj@*(!H("ZH@i&@S?qhTH@9c`*4`Ri@h@! h@Hh@i@*h@9h07H @9c*h@~@h@h@)Rj@*(!H(55v4h&@(4Rj@ _(h@A #@h@h!h@i@*( ((A"Rj@ _(h@A #@h@h@i@*( ((H @i@ q! aTh@C@yh@h@i@*( ((i@h@#@! h@h@i@*( ((i@h@# @! h@h@i@*( ((5<h@#@h @h@i@( ((4i@h@#@! h @h@i@( ((Rj@ _(h@A #@h@h h@i@*( ((Rj@ _(h@A #@h@ h@i@*( ((h@q R RC 5@**0_rէrk@T E0 ?h@ i@@! Hh@i@*( !(ODWC_BgA{Ũ#_!R*_r1rk@TE0?v5TR_r1rk@TE0?Z!R_r1rk@TE0?**KR_r1rk@TE0?֜R_r1rk@TE0?֢R_r1rk@TE0??R_r1rk@TE0?CR_r1rk@TE0?֖5R_\rxrk@TE0?v5xR_r1rk@TE0?*_r1rk@TE0?քR_\rxrk@TE0?:?#{WO* *cRvcROBWA{è#_?#{ O cRucROB @{è#_֑c?#{_WOA8@C#RR A`!3#R7@!&@A*@9(7 @97!BA*`5@9q TA)R 96"@2"C*?cT @ @ @@(K?cT*@ K?q T!}~R@j@qT@ *7j@y7ʀTb*7n@** 5* 5&@ qT:@@kHT@h%@w@4*9** 7*R` 5@kTcA 5! 5V>A**!v*BA* Ba*!VA8C_ AT*OF@WE_D{B#_!**B***!*!!Vn?#{OT@OA{¨#_Vn?#{OT@R`Tt@Dy rTR7h@h@a@ Rw`@Dy rT r`T`@an@R`@Dy rT`@an@OA{¨#_ֈA4 Q*i_k *T*}_M J5 5;B!**#R_r1rk@TE0??#{ O** 5**4**OB @{è#_?#{WO @@!h&@`@! q(Rh@h@+h@/@ qTqATt*777h"@r@T66i&@?qTrT5NӟkAT@6h&@ qaTh"@4R2h") *u6h"@`@!2h"6h"@`@!2h"6h"@`@!2h"`@!~`@!G72 S)R4!Qhy 7R`@R~`:@ * +RM@9l:@qam)5) T`!Bt^6h&@qTh"@ 2i"u72h"h@h@hh@xSRq RRc@)!j*j"!IR5!kT`@!^S`@ukb)iT!'h"@`@r2h"T RyS`6`OBWA{è#_B `@2!h"r4B`@!Z!@`@!*!h:@`@R }`*`*R, *qT )(YhRShZ?qTYiRh^x6i"@)2i" `@(!Ț((` 5h&@qThZ@hVT.SqT )(YhRhVt`7h7p6h"@2h"h@@H_Q܄rgrk@TE0?5h"@X6ib@ R*"r) ib R jT@7H6hb@)R hbbb@! @?I `@h"@h7(7*ph"@2h"o6h"@2h"4w7ib@ R r) ibG6 Rib@*"rJ{) ibO7`@!*R_irQrk@TE0?֢bJ!`@h"@(6bK!`@*R_irQrk@TE0??#{ WO(@h@hh@!h@*h@h@Ah@*h@( h@Qh@*h@ h@a*t 4!`5h@h@ h@*!Y RD`@7!>!`@!****h@* R_irQrk@TE0?ַ* R_irQrk@TE0?ִ* R_irQrk@TE0?ֱ* R_irQrk@TE0?*5*OC @WB{Ĩ#_* R*_r1rk@TE0?֪?#{A8#C @h@h@ `@h@2h@Ha@*@#c* T R+RR@ @T9@4*`:@. @*40B} o:@ o:@9@kT@}~ipxp6@*a^@4*q@,@95?q?k!T1yo6@i1xo6@9`:@ @|@1~,jx?1*T6_q`@!`@A8C_ T{B@#_**_irQrk@TE0?֋**_r1rk@TE0?ֈ?#{WO@h@h@!h@*h@h@*!Vh^@4*RR h@*5Lh^@kT*Z h6@"6k@9*@y)@yCA * 7~@(!6i2@9qch@@h**_r1rk@TE0?* R_irQrk@TE0?־* R_r1rk@TE0?h^@5h:@4**i@h@ h@h@i@?Rr( ((ah:@kT ?R Rr_r1rk@TE0?h@h@h@h@h@ h@h@h@H `@j"@醟@9R qȆRhK}S *I} S } *h@)T *h@(_Q܄rgrk@TE0?u*RR h@h@a@*OBWA{è#_* R_r1rk@TE0?h@* R_r1rk@TE0?h@**_irQrk@TE0?֧***_r1rk@TE0?4@(?#{O \@4*RRL!+@94J? kAT$h@c@yh@hh@*4Rh@h@h@4sh@<S`yh@Hh@*4Ah@h@h@4b|ShyOA{¨#_**_r1rk@TE0?h@(**_irQrk@TE0?**_r1rk@TE0?h@H**_irQrk@TE0??#{@h@H@ @( (("{#__irQrk@TE0??#{ O*5*OB @{è#_?#{ O BRu@*cR*OB @{è#_F(Ah )@?q(R T?qT5(@@97?#{q{#_**_ R_{q TqT qAT@97?#{ RR@@!B`j @{¨#_*?#{og_WOA )@9)6T(@9T6 !@@ ) `TTOEWD_CgBoA{ƨ#_֢@cTN@4@y*#*)@=_ j!T}S@y_(j!T) kTR#'ThA)74QR?1kT*}K! T T)}@ )Q?1HyaT@Dy rTR7hA!@)@t7@6@H@H4* RR,R F) @ yM@? kBT-)x1TN)6@@}S^@Q4*xq?kT@+!@9!4|@="@+A@yB@y! BJqC! `@zT!@N*_!jT=*7:@*{F@5n.y/y,9:@4 R +RRRQy1@ T.(:@ύxA) @1q T:@Q@9A)?qqF) 6@pA,9A*h 4 Q*i_k *` T*}_M J5 5;!!* 4*R @*tH@{kT(;y*6@ #<@9*@y)@yCA * 7 @(!@ T q!T?R)1Rk1Y* HR?R)1k1Rh@-@H_Qrqirk@TE0?*@7 @BY9h&@qThb)R8 [8i@J H 8:z:{|@|5R_k`T"ٚ)F )1?aT QI}_+K Ȭ5;?!T@y@`@Dy raTRA8C_ aT*ONWM_LgKoJ{I#_֙8\)Zq("xh@jb@i@9)+h@@+++)#9@_1]rQzrk@TE0?*5Z@(@@@@9!ۚ *(7(yH@9*R FH!ȚjI ?(@Y6)RY[89 RI)@ %B[ZK4[@ q!T Rg@ %l8k@@lQSmaSnqSl 353 R%-3l)3l13lI 32 3@HIk@ 2laSm}Sn}S3m}S3 *@lA 3 R %{=S 22 k@ 3oM[qT R mr *l2[ qTc@_ "[xk=PK"[x=PL@93@(7 K K[_ qT R%o@ k@  R%;@ w@ [8ij@[8h@9yjh)@bB`@*R77`@[8!*R8ib1(}_( 5;I 1*}_J(*} ȫ5YpLJ!?#{og_WOYZY**@hDy rTR7H@**_rNrk@TE0?ֈ@* Dy? rTRS*OEWD_CgBoA{ƨ#_hA4 Q*ki_k *T*l}_M J5 5;:?#{ _WOYY8@Dy rTR7@_1rsrk@TE0?(@ Dy? rTROD @WC_B{Ũ#_A4 Q* i_k *T* }_M J5 5;H?#{WOZ@@Dy rTR7hZ@_rrk@TE0?@Dy raTROBWA{è#_֨AH4 Q*i_k *@T*}_M J5 5;[}0?#{ WOYu@Dy rTR7h&@ qT\4t*RR "ѕY@[8RR `@Dy raTROC @WB{Ĩ#_֨Ah4 Q*i_k *`T*}_M J5 5;B?#{g_WOCA8CYvY@9h(6(\H4@_)rqMrk@TE0?A8C@ ATOEWD_CgB{A#_:[8@hDy rTR77#([@tq! T@h @h@@( (( U @h@(@@*( (( +&C)@ !H(#G6`|R? A 6`|R? ;`6`|R? 56`|R? /6`|R? ) 6`|R? #`6`|R? 6`|R? 6`|R?  6`|R?  `6 7@@! h @ @@( ((AV7nt.@@Dy r!TRfhA 4 Q *ki_k *`T*l}_M J5 5;!@Dy raTR@@6!! R_r1rk@TE0?ֶR_\rxrk@TE0?XR_r1rk@TE0?Nd?#{ OYh*HR*OB @{è#_ևF?#{WOYh**OBWA{è#_H?#{WOtY@q T@Dy rTR7[8 R*@)[8[8Tj@@!yhY[8*R FH!Ț%I ?(@Dy raTROBWA{è#_A4 Q*i_k *T*}_M J5 5;I 1*}_J(*} ȫ5?#{@ 8@h 1@)0_1rqrk@T E0 ?)|@ R*)+KA)JQ@9kS3 @9c *, 6 4@R))+j2)@9?qc)tS"0h@@*"{#_*_r1rk@TE0??#{ _WO3Y4[8i@h@! h@H h@i@( ((a?R*rjTi@h@! h@h h@i@( ((i@h@*! h @ h@i@( (( Rh@" h@ h@)Rj@(!H(S*1T!5i@h@! h@h@i@*( ((aV R*OD @WC_B{Ũ#_`@!**** R_irQrk@TE0?֜ R_irQrk@TE0?֣ R_r1rk@TE0?֦!R_irQrk@TE0?֪ R*_r1rk@TE0?ֺ눤?#{WO>@j@9cF@y @@! h@@ @*( ((Aut@@i@9RR @OBWA{è#_€R_r1rk@TE0?_?#{WOh@94Rut@@i@9RR OBWA{è#_֦DC?#{ĀRi{#_?#{ _WO @**(@H(@h h@i@"(("~@$R6Rr9h@h@h@i@"((6? 91cT **_irQrk@TE0?@7 T!5OD @WC_B{Ũ#_`@!**_nrQrk@TE0?*_r1rk@TE0?ֳ?#{g_WOu@x@9*@9H6>i(@hD@y?qAT=PәL*1@@@! h @@@( ((@!T,*_\rxrk@TE0? ty~@:@@C! h@@@*( ((T *_r1rk@TE0?ODWC_BgA{Ũ#_눤?#{ O@>D@yh@h@h@*t*RR'OB @{è#_* R_r1rk@TE0?_?#{WOƀR ut@@i@9RR OBWA{è#_֦DC?#{ǀR{#_?#{og_WOv@x@9*Ȃ@9H6>Ly~@L* @@*( ((zT*@@q! T@h @@@( ((@@H**_r1rk@TE0?*_\rxrk@TE0?OEWD_CgBoA{ƨ#__?#{ Os@>cD@yh@h@h@*3t*RROB @{è#_* R_r1rk@TE0?DC`@@9H6>?#{@cD@yh@@*{#_* R_r1rk@TE0??#{ O BRu@cROB @{è#_?#{ O BRh@1*cR*OB @{è#__eE??#{  BL@ qTDy rT`@an@`@an@* @{¨#__eE??#{ OL@@n@*5B qTDy rTN@@n@*4@n@**OB @{è#__eE??#{L@@m@*{#__eE??#{OL@`@an@*`5*OA{¨#_u߈uh߈&=?#{ WO@h@h@h@*h@h@A_R r Rr  h@ # *h@h@*Ah:@H4*7Rh:@kTi@h@ h@(h@i@( ((i@h@x h@h@i@*( ((i@h@ h@hh@i@( ((6@97`@9R_irQrk@TE0?R_r1rk@TE0?R_irQrk@TE0? 6*R_irQrk@TE0?ֆ*R_irQrk@TE0?փ*R_r1rk@TE0?h:@5*OC @WB{Ĩ#_־q?#{O(@@ q`TAqTh!h!`5!5!4 $RRhsOA{¨#_!4?#{ O BRu@*cR*OB @{è#_?#{WO* *cRvcROBWA{è#_&=?#{8@ ))@ !*{#_ JQI}_+ K 5;һ* @ E@y)1ByI Ey_M[/5H QAqT)R(!) R)r jT_@q@TB5B?#{@ @( (("{#_u5H QAqT)R(!) R)r jT_@q@TB5B?#{@ @*( (("{#_o|?#{O@ @( (("`_*\*OA{¨#_ k?#{O@ @``( (("d*aOA{¨#_&=* !@)q !_u߈q?#{ O@'RR`@`T@i*AB@R"Rh(h*@`Th*Ah*` h*A )qhOB @{è#_һ?#{ O@!@A5!4Rbh *OB @{è#_G,??#{O@7OA{¨#_*b:@@Bb@!M[/?#{@ @( (("{#_u?#{WO(A(4@ @V|@**( *((h*AqiTh@i@*"((h*A qTOBWA{è#_@*o|?#{@ @( (("{#_ k?#{WO(A(4@ @V|@*( ((h*AqiTh@i@"((h*A qTOBWA{è#_@*&=?#{O(A4@!B\h*AqITh@!9Sh*A qT*OA{¨#_@*t?#{ _WO@**h@h@i@*"(("4~@$R5Rr9h*A4h@i@"(( h*A*qiTh@i@"((h*A q(T*6? 91TӿT!5OD @WC_B{Ũ#_`@!**_r1rk@TE0?ֿ@*?#{_WO((AH48@#4*C*S*c*!`5!@5*6R*'*h*A qcTx@#`4*C*S*c*!`5!@5*6Rh*A qT*OCWB_A{Ĩ#_`@!`@!****`@!`@!****@*?#{og_WOC<Y+A4;@*+A@J_ T4_T *Ra *Y6R;@kBTOC)@ !z(Xc/?RrjT(R*@!s(%*@\h5*!4@!******OFWE_DgCoB{A#_@*?#{ O BRu@*cR*OB @{è#_?#{WO* *cRvcROBWA{è#_?#{ O BRu@cROB @{è#_?#{ O cRucROB @{è#_u߈uȾq?#{ O@A`@Th@A!`4B@u$!4h@9@A@!"@u6`@%RR@@@sOB @{è#_һ?#{ O(R9HAH!@ @I4 1@yj4+R *? kT *l1@yKL5_ kTh@!@A 5h2@5h*@qT@{N@ ) J% ) % ) J )*OB @{è#_t?#{ _WO@**h@@@"(("w~@$R6Rr9@h@@@"((6? 91cT **_irQrk@TE0?@7TOD @WC_B{Ũ#_*_r1rk@TE0?_eE??#{uS{#_K?#{WOHAH!@ @ 4 1@yj4+R *? kT *l1@yKL5_ kT(R(8@3R}@56Rk`T" |F )1?T  QI}_+K Ȭ5;?AT`OBWA{è#_ֵ߮>?#{$A 0R R @%a @@I#*h@H@ @*( !(x{#_*_r1rk@TE0?1-I@_֊D6@ @9 R )@()l A,786-@@aS}S}S3}S3*A 3-@=S{R *))l*@)@ +@yJ 87 @^ZaS}S}S{3}S3*A 3 R))=S 22)@j*@yJ=P?#{ @!@9*{#_֠_֑o?#{ O@ @9@@! h@H @@( ((a`@@9@! h@ @@( ((`@@9@! h@H @@( ((`@@9@! h @ @@( ((` R@9@B h@H @)R@(!H(`"@@9@! h @ @@( ((`@@9@! h@( @@( ((z`OB @{è#_ R_irQrk@TE0?֜ R_irQrk@TE0?֠ R_irQrk@TE0?֤ R_r1rk@TE0?֨!R_irQrk@TE0?֭R_r1rk@TE0?ֱR_irQrk@TE0?ֵ I @ @9(R?r!ʚ*%AK( H*(%_ I?#{@# @9 @@! h@h@ @*( ((!E{#_R_r1rk@TE0??#{ O BRu@*cR*OB @{è#_?#{ O BRu@cROB @{è#_?#{WO* *cRvcROBWA{è#_&=?#{ WO\@qbT uSh@4/h@h@R rA4h@h@Hh@A4A@qTh@9*Rj9 QiSH!˚jk9I ?1(i@jD9h@! h@ h@i@*( !(iD9h@"~h@ h@)Rj@ R(!H(h^@ 4*R6RRh^@k Th@h@h@4R6~@i6@ xS5 }) yi6@+i*xi6@) 69i:@)6 i:@)?i:@(Q9**_irQrk@TE0?@6`@!Rh^R**#r_r1rk@TE0?h@**_irQrk@TE0?ր**_r1rk@TE0?֐!R#R_r1rk@TE0?h^@5*OC @WB{Ĩ#_I 1*}_J*} ȫ5iһ)R* 9_;, R8@ D9* ))|@CQ@9J @K4_ qT_qTD9*R*R?#{ RC3*tS(!+B0 @@#3h@@*"{#_*_r1rk@TE0?&=?#{O**5*OA{¨#_`@!u߈uȦű6?#{!{#_ g@?#{{#_force_stagedisable_bypassarm,smmu-v1arm,smmu-v2arm,mmu-400arm,mmu-401arm,mmu-500cavium,smmu-v2nvidia,smmu-500qcom,smmu-v2 $(*,qcom,msm8996-smmu-v2qcom,msm8998-smmu-v2qcom,qcm2290-smmu-500qcom,qdu1000-smmu-500qcom,sc7180-smmu-500qcom,sc7180-smmu-v2qcom,sc7280-smmu-500qcom,sc8180x-smmu-500qcom,sc8280xp-smmu-500qcom,sdm630-smmu-v2qcom,sdm845-smmu-v2qcom,sdm845-smmu-500qcom,sm6115-smmu-500qcom,sm6125-smmu-500qcom,sm6350-smmu-v2qcom,sm6350-smmu-500qcom,sm6375-smmu-v2qcom,sm6375-smmu-500qcom,sm8150-smmu-500qcom,sm8250-smmu-500qcom,sm8350-smmu-500qcom,sm8450-smmu-500qcom,smmu-500qcom,adrenoqcom,adreno-gmuqcom,mdp4qcom,mdssqcom,sc7180-mdssqcom,sc7180-mss-pilqcom,sc7280-mdssqcom,sc7280-mss-pilqcom,sc8180x-mdssqcom,sc8280xp-mdssqcom,sdm845-mdssqcom,sdm845-mss-pilqcom,sm6350-mdssqcom,sm6375-mdssqcom,sm8150-mdssqcom,sm8250-mdss"%p&$$parmtype=force_stage:intparm=force_stage:Force SMMU mappings to be installed at a particular stage of translation. A value of '1' or '2' forces the corresponding stage. All other values are ignored (i.e. no stage is forced). Note that selecting a specific stage will disable support for nested translation.parmtype=disable_bypass:boolparm=disable_bypass:Disable bypass streams such that incoming transactions from devices that are not attached to an iommu domain will report an abort back to the device and will not be allowed to pass through the SMMU.description=IOMMU API for ARM architected SMMU implementationsauthor=Will Deacon alias=platform:arm-smmulicense=GPL v2vermagic=6.6.30-android15-7-gbb616d66d8a9-ab11968886-4k SMP preempt mod_unload modversions aarch64name=arm_smmuintree=Yscmversion=gbb616d66d8a9depends=qcom-scmalias=of:N*T*Carm,smmu-v1alias=of:N*T*Carm,smmu-v1C*alias=of:N*T*Carm,smmu-v2alias=of:N*T*Carm,smmu-v2C*alias=of:N*T*Carm,mmu-400alias=of:N*T*Carm,mmu-400C*alias=of:N*T*Carm,mmu-401alias=of:N*T*Carm,mmu-401C*alias=of:N*T*Carm,mmu-500alias=of:N*T*Carm,mmu-500C*alias=of:N*T*Ccavium,smmu-v2alias=of:N*T*Ccavium,smmu-v2C*alias=of:N*T*Cnvidia,smmu-500alias=of:N*T*Cnvidia,smmu-500C*alias=of:N*T*Cqcom,smmu-v2alias=of:N*T*Cqcom,smmu-v2C*       failed to allocate arm_smmu_device probing hardware configuration... stream ID 0x%x out of range for SMMU (0x%x) PAR = 0x%llx arm-smmu global faultfailed to request global IRQ %d (%u) smmu.%pafound %d interrupts but expected at least %d __arm_smmu_tlb_syncmmu-masters Stage-1: %lu-bit VA -> %lu-bit IPA failed to get clocks %d Failed to register iommu Stage-2: %lu-bit IPA -> %lu-bit PA qcom,msm8996-smmu-v2found only %d context irq(s) but %d required simpossible number of S2 context banks! stage 2 translation &smmu->stream_map_mutexnvidia,tegra234-smmunvidia_smmu_context_fault_bank address translation ops preserved %d boot mapping%s enabling workaround for Cavium erratum 27704 not probing due to mismatched DT properties stream-match-mask (IDR0.CTTW overridden by FW configuration) SMR mask 0x%x out of range for SMMU (0x%x) failed to allocate %d irqs #global-interruptsnvidia,tegra186-smmu GFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x 5arm-smmu: deprecated "mmu-masters" DT property in use; %s support unavailable SMMU stage 1 translation %u context banks (%u stage-2 only) failed to set DMA mask for table walker Unexpected global fault, this could be serious Limiting the stream matching groups to 128 nested translation disabling translation arm-smmu-context-faultUnhandled context fault: fsr=0x%x, iova=0x%08lx, fsynr=0x%x, cbfrsynra=0x%x, cb=%d Failed to disable prefetcher [errata #841119 and #826419], check ACR.CACHE_LOCK calxeda,smmu-secure-config-accessmemory controller probe failed for %s: %d arm_smmu_global_faultarm_smmu_context_faultSMMUv%d with: cannot attach to SMMU, is it on the same bus? %scoherent table walk SMMU address space size (0x%x) differs from mapped region size (0x%x)! marvell,ap806-smmu-500Missing qcom_smmu_impl_of_match entry for: %sstream-matching supported, but no SMRs present! &smmu_domain->init_mutexfailed to request context IRQ %d (%u) nvidia_smmu_global_fault_instFailed to turn off SAFE logic arm-smmumissing #global-interrupts property translation fault! nvidia_smmu_tlb_syncFailed to register iommu in sysfs no translation support! Supported page sizes: 0x%08lx Blocked unknown Stream ID 0x%hx; boot with "arm-smmu.disable_bypass=0" to allow, but this may have security implications stream matching with %u register groupsnvidia,tegra194-smmunon-TLB sync timed out -- SMMU may be deadlocked iova to phys timed out on %pad. Falling back to software table walk. qcom,adreno-smmudrivers/iommu/arm/arm-smmu/arm-smmu-qcom.cLinuxLinuxarm_smmuIl__platform_driver_register@platform_driver_unregister+@log_write_mmio$kmalloc_trace͛7iommu_fwspec_freeنdevice_match_fwnoderӸdriver_find_deviceput_deviceE:#__kmalloc{mutex_lockUmutex_unlock zkfree9ͨdevice_link_add mMiommu_group_ref_getfpci_bus_typeMGgeneric_device_grouppci_device_groupiommu_alloc_resv_regionI?Fiommu_dma_get_resv_regions*~__list_add_valid_or_reportb]iommu_fwspec_add_idsfm#pm_runtime_set_autosuspend_delay+!__pm_runtime_use_autosuspendBR_find_next_zero_bitߋalloc_io_pgtable_ops__const_udelay[_devm_free_irqqޠfree_io_pgtable_ops%vreport_iommu_faultk}__udelay;param_ops_int@Q<param_ops_booly_of_device_is_compatible+^fdevm_kreallocTudevm_tegra_memory_controller_getAOplatform_get_resourcezdevm_ioremap_resource 0tegra_mc_probe_deviceǮof_match_nodeGV__warn_printkO qcom_scm_is_availableRl&of_match_deviceRΟqcom_scm_qsmmu500_wait_safe_togglek4module_layoutGNUcDžGJGNU$|(|@H|HL|H`|x|x||4L}P}`lt x 448t l |p |          8 @ L P X l p |  a a     : :   ( D, D4 @ SD SL T \ ` h p     H T h t    < P d  $ $  \ \   99gg0DL| $DHtY Y bbmm??   OO,X\|(t,t0hltnnhlp/t/x0txmm||P$Hp||||X@@pp8 @ P ` t x  8 8    ,!!!#X##G#G#5#5$$$%%%%&&&&&(h(|(((((((H))))**0*\*p*t* +$+X++++k+k+h,t,0-4---...D/\/L00|22|8?2|8?2&2&222222344455<66 7@7l7788999999:(:@:X:::@;D; H; T;l;;;;;t;t;,<T<x<<<D=h=====T@`@d@h@El@Ep@@=@=@4B`BBC4DHDLDPDTDXDD^ D^ DFF8GdG@IdI |8?d|A|B|,C |TCH |D |XF | G |G( |Gt |H |I | J |J@ |Kl |pK | L |CDEFIJKLMON12  !|P^px l  x xpBc   P 9 $   ` D 4d X T# H  x D t y x  ` Y /  p7 1  ` TL- v 9(q X>K TC = L  p f !  F 2Q     c #9 0%@ ,%* 0%$Z ,'  t'X p': t' 'H ' ' ) )P )G  ) ) )  d*pw `*N d* *d *. *0 P-v<2 .H .QT1 0 8?{ @3H <3  @3` D4f 4( 4 4rl p5  5  5 5Ox d67 6Hy 6 6 7H 78l 7 7:  J Jp :  4<`I 0< 4<; <`s < <I  <\ < <f = =C 4? 8?( AR An A B B B  Dl$ ,C(` (C ,C(D XF TF XF` Gp= G Gy GL G(L |Gh G H H H ItZ I I Le L@ KX K; K  pK3 lK pKT L, LI L  $R$"d$ = #t$cp@~$$YpwB !$;@P$$ 9+@Ǻ 0$5$5:0  0@$%$$$&>$ $$L!$L/$C@4$E:$;K$@S$\$rd$ @M `]Gdu$ۋM@& '$xY( Y*@$,$.$0x0@$2$4>$_@$_$6$8$:@<) # + # - Q# / # Q1 #3 !pp5 # 7 !# 9 # ; # = #?$(cWP1hWw@B LaL$)$I$IA/$ W@4$c`DO$ LLc nc(F\$l= @`j$ )$IHr$@&]ob $K$= #$@M XpO$ = $$Q$8= ${#.& 5@ S$wT$%@$%U V$)*  Y$(= $wT$c $I $ R\.$0 ?$]@M$_[$aj$ǎt$ǎ@^ L` Lb cd$(Q(Q@$zw$$$ cg W ) = #5 ӓ 7 $ h = #$ j$ $ 0+ $ "$ ;$ jU$ Xk$ $ %@ = #$ t$ %@ 5$ w$ us$ Xs $ us '#$ |=$  #= #S$  P4f$ z$ s P2TO20~Z4Z 7?Q$  I T$ $ $  L $ $ | = #5 + $ $ *$ |B$ tb$ z$  P$ $ t 42TVZ $ $ $  $ 1$  2T8ZVZ y M$ g$  2T8ZVZ $ $ $  ZP2T~Z4Z$  = # $  = #5 + $ $ &$ j 7$!C$pp M$ a$ y$ j Q= #5 -~ $  = #5 -~ Q$ $ $ $ $  = # $ 1$  Q= #5 + F$ ]$ jo$ h$  = #5 + Q$  7$!= # T $  Sc$  L $ $  uc3$  cW$  C$Lr$  = # y$ $ j$ j$ $  $ !$ h4$ arm_smmu_match_dataarm_smmu_arch_versionARM_SMMU_V1ARM_SMMU_V1_64KARM_SMMU_V2arm_smmu_implementationGENERIC_SMMUARM_MMU500CAVIUM_SMMUV2QCOM_SMMUV2arm_smmu_cbar_typeCBAR_TYPE_S2_TRANSCBAR_TYPE_S1_TRANS_S2_BYPASSCBAR_TYPE_S1_TRANS_S2_FAULTCBAR_TYPE_S1_TRANS_S2_TRANSarm_smmu_context_fmtARM_SMMU_CTX_FMT_NONEARM_SMMU_CTX_FMT_AARCH64ARM_SMMU_CTX_FMT_AARCH32_LARM_SMMU_CTX_FMT_AARCH32_Sarm_smmu_domain_stageARM_SMMU_DOMAIN_S1ARM_SMMU_DOMAIN_S2ARM_SMMU_DOMAIN_NESTEDARM_SMMU_DOMAIN_BYPASSarm_smmu_s2cr_typeS2CR_TYPE_TRANSS2CR_TYPE_BYPASSS2CR_TYPE_FAULTarm_smmu_s2cr_privcfgS2CR_PRIVCFG_DEFAULTS2CR_PRIVCFG_DIPANS2CR_PRIVCFG_UNPRIVS2CR_PRIVCFG_PRIVarm_smmu_domainpgtbl_opspgtbl_quirksflush_opsinit_mutexarm_smmu_devicenumpagepgshiftimplnum_context_banksnum_s2_context_bankscontext_mapirptndxnum_mapping_groupsstreamid_masksmr_mask_masksmrss2crsstream_map_mutexva_sizeipa_sizepa_sizenum_context_irqsglobal_sync_lockarm_smmu_implread_reg64write_reg64cfg_probeinit_contexttlb_syncglobal_faultcontext_faultalloc_context_bankwrite_s2crwrite_sctlrarm_smmu_cbarm_smmu_cfgcbndxcbarflush_walk_prefer_tlbiasidarm_smmu_smrarm_smmu_s2crprivcfgiommu_iort_rmr_datanum_sidsarm_smmu_master_cfgsmendxcavium_smmuid_basenvidia_smmuqcom_smmu_match_dataadreno_implqcom_smmu_configqcom_smmubypass_quirkbypass_cbndxstall_enabledadreno_smmu_privget_ttbr1_cfgset_ttbr0_cfgget_fault_infoset_stallresume_translationadreno_smmu_fault_infocontextidrfsynr0fsynr1cbfrsynra__arm_smmu_tlb_syncarm_mmu500_resetarm_smmu_attach_devarm_smmu_capablearm_smmu_context_faultarm_smmu_def_domain_typearm_smmu_device_cfg_probearm_smmu_device_grouparm_smmu_device_probearm_smmu_device_removearm_smmu_device_resetarm_smmu_device_shutdownarm_smmu_domain_allocarm_smmu_domain_freearm_smmu_enable_nestingarm_smmu_flush_iotlb_allarm_smmu_get_resv_regionsarm_smmu_global_faultarm_smmu_impl_initarm_smmu_iotlb_syncarm_smmu_iova_to_physarm_smmu_map_pagesarm_smmu_of_xlatearm_smmu_pm_resumearm_smmu_pm_suspendarm_smmu_probe_devicearm_smmu_probe_finalizearm_smmu_read_nsarm_smmu_readlarm_smmu_release_devicearm_smmu_rmr_install_bypass_smrarm_smmu_runtime_resumearm_smmu_runtime_suspendarm_smmu_set_pgtable_quirksarm_smmu_test_smr_masksarm_smmu_tlb_add_page_s1arm_smmu_tlb_add_page_s2arm_smmu_tlb_add_page_s2_v1arm_smmu_tlb_inv_context_s1arm_smmu_tlb_inv_context_s2arm_smmu_tlb_inv_range_s1arm_smmu_tlb_inv_range_s2arm_smmu_tlb_inv_walk_s1arm_smmu_tlb_inv_walk_s2arm_smmu_tlb_inv_walk_s2_v1arm_smmu_unmap_pagesarm_smmu_write_context_bankarm_smmu_write_nsarm_smmu_write_s2crcavium_cfg_probesmmu_domainpgtbl_cfgcavium_init_contextclk_bulk_prepare_enablemrvl_mmu500_cfg_probemrvl_mmu500_readqmrvl_mmu500_writeqnvidia_smmu_context_faultnvidia_smmu_global_faultnvidia_smmu_impl_initnvidia_smmu_init_contextnvidia_smmu_probe_finalizenvidia_smmu_read_regnvidia_smmu_read_reg64nvidia_smmu_resetnvidia_smmu_tlb_syncnvidia_smmu_write_regnvidia_smmu_write_reg64qcom_adreno_smmu_alloc_context_bankqcom_adreno_smmu_get_fault_infoqcom_adreno_smmu_get_ttbr1_cfgqcom_adreno_smmu_init_contextqcom_adreno_smmu_resume_translationqcom_adreno_smmu_set_stallqcom_adreno_smmu_set_ttbr0_cfgqcom_adreno_smmu_write_sctlrqcom_sdm845_smmu500_resetqcom_smmu_cfg_probeqcom_smmu_def_domain_typeqcom_smmu_impl_initqcom_smmu_init_contextqcom_smmu_tlb_syncqcom_smmu_write_s2cr@,Np vq S {    b m]@H8- H0C@#x-8D(3@x#H-@#-p.@p( - P@ 3-`@3-0@x5-8@5-2@ h05@`60 -Lo?#I@p@0-2$+'P0/@*@@0-'@Z$( @@ 1/mqwsp