Searched refs:A6 (Results 1 – 7 of 7) sorted by relevance
/art/compiler/utils/riscv64/ |
D | jni_macro_assembler_riscv64_test.cc | 323 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kXlenInBytes), in TEST_F() 336 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kVRegSize), in TEST_F() 403 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kXlenInBytes), in TEST_F() 415 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), 2 * kVRegSize), in TEST_F() 466 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kXlenInBytes), in TEST_F() 489 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), 2 * kVRegSize), in TEST_F() 546 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kXlenInBytes), in TEST_F() 568 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kVRegSize), in TEST_F() 611 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kXlenInBytes), in TEST_F() 622 ArgumentLocation(Riscv64ManagedRegister::FromXRegister(A6), kVRegSize), in TEST_F()
|
D | assembler_riscv64_test.cc | 180 secondary_register_names_.emplace(A6, "a6"); in SetUpHelpers() 226 A6, in GetRegisters()
|
/art/runtime/arch/riscv64/ |
D | registers_riscv64.h | 47 A6 = 16, // X16, argument 6 enumerator
|
D | callee_save_frame_riscv64.h | 47 (1 << art::riscv64::A4) | (1 << art::riscv64::A5) | (1 << art::riscv64::A6) | 55 (1 << art::riscv64::A5) | (1 << art::riscv64::A6) | (1 << art::riscv64::A7);
|
D | context_riscv64.cc | 97 gprs_[A6] = nullptr; in SmashCallerSaves()
|
/art/compiler/jni/quick/riscv64/ |
D | calling_convention_riscv64.cc | 35 Riscv64ManagedRegister::FromXRegister(A6),
|
/art/compiler/optimizing/ |
D | code_generator_riscv64.h | 34 static constexpr XRegister kParameterCoreRegisters[] = {A1, A2, A3, A4, A5, A6, A7}; 41 static constexpr XRegister kRuntimeParameterCoreRegisters[] = {A0, A1, A2, A3, A4, A5, A6, A7};
|