Searched refs:T3 (Results 1 – 6 of 6) sorted by relevance
/art/runtime/arch/riscv64/ |
D | registers_riscv64.h | 61 T3 = 28, // X28, temporary 3 enumerator
|
D | context_riscv64.cc | 87 gprs_[T3] = nullptr; in SmashCallerSaves()
|
D | callee_save_frame_riscv64.h | 52 (1 << art::riscv64::T3) | (1 << art::riscv64::T4) | (1 << art::riscv64::T5) |
|
/art/compiler/utils/riscv64/ |
D | managed_register_riscv64_test.cc | 91 reg = Riscv64ManagedRegister::FromXRegister(T3); in TEST() 95 EXPECT_EQ(T3, reg.AsXRegister()); in TEST()
|
D | assembler_riscv64_test.cc | 192 secondary_register_names_.emplace(T3, "t3"); in SetUpHelpers() 238 T3, in GetRegisters()
|
/art/runtime/verifier/ |
D | verifier_deps.cc | 367 template <typename T1, typename T2, typename T3> 368 static inline void EncodeTuple(std::vector<uint8_t>* out, const std::tuple<T1, T2, T3>& t) { in EncodeTuple() 374 template <typename T1, typename T2, typename T3> 375 static inline bool DecodeTuple(const uint8_t** in, const uint8_t* end, std::tuple<T1, T2, T3>* t) { in DecodeTuple() 382 *t = std::make_tuple(Decode<T1>(v1), Decode<T2>(v2), Decode<T3>(v3)); in DecodeTuple()
|