Home
last modified time | relevance | path

Searched refs:VRegA (Results 1 – 11 of 11) sorted by relevance

/art/tools/veridex/
Dflow_analysis.cc169 RegisterValue lhs = GetRegister(instruction.VRegA()); \ in GetBranchFlags()
181 RegisterValue val = GetRegister(instruction.VRegA()); \ in GetBranchFlags()
262 int32_t register_index = instruction.VRegA(); in ProcessDexInstruction()
268 int32_t register_index = instruction.VRegA(); in ProcessDexInstruction()
275 int32_t register_index = instruction.VRegA(); in ProcessDexInstruction()
282 int32_t register_index = instruction.VRegA(); in ProcessDexInstruction()
292 int32_t register_index = instruction.VRegA(); in ProcessDexInstruction()
300 UpdateRegister(instruction.VRegA(), GetRegister(instruction.VRegB())); in ProcessDexInstruction()
307 UpdateRegister(instruction.VRegA(), GetRegister(instruction.VRegB())); in ProcessDexInstruction()
314 UpdateRegister(instruction.VRegA(), GetRegister(instruction.VRegB())); in ProcessDexInstruction()
[all …]
/art/dexdump/
Ddexdump.cc1077 fprintf(gOutFile, " v%d, v%d", pDecInsn->VRegA(), pDecInsn->VRegB()); in dumpInstruction()
1081 pDecInsn->VRegA(), (s4) pDecInsn->VRegB(), (u1)pDecInsn->VRegB()); in dumpInstruction()
1084 fprintf(gOutFile, " v%d", pDecInsn->VRegA()); in dumpInstruction()
1088 const s4 targ = (s4) pDecInsn->VRegA(); in dumpInstruction()
1096 fprintf(gOutFile, " v%d, v%d", pDecInsn->VRegA(), pDecInsn->VRegB()); in dumpInstruction()
1100 fprintf(gOutFile, " v%d, %04x // %c%04x", pDecInsn->VRegA(), in dumpInstruction()
1108 pDecInsn->VRegA(), (s4) pDecInsn->VRegB(), (u2)pDecInsn->VRegB()); in dumpInstruction()
1115 pDecInsn->VRegA(), value, (u2) pDecInsn->VRegB()); in dumpInstruction()
1119 pDecInsn->VRegA(), value, (u2) pDecInsn->VRegB()); in dumpInstruction()
1124 fprintf(gOutFile, " v%d, %s", pDecInsn->VRegA(), indexBuf.get()); in dumpInstruction()
[all …]
/art/compiler/optimizing/
Dinstruction_builder.cc670 HInstruction* value = LoadLocal(instruction.VRegA(), DataType::Type::kInt32); in If_21_22t()
702 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Unop_12x()
711 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Conversion_12x()
721 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Binop_23x()
731 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Binop_23x_shift()
741 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Binop_23x_cmp()
748 HInstruction* first = LoadLocal(instruction.VRegA(), type); in Binop_12x_shift()
751 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Binop_12x_shift()
758 HInstruction* first = LoadLocal(instruction.VRegA(), type); in Binop_12x()
761 UpdateLocal(instruction.VRegA(), current_block_->GetLastInstruction()); in Binop_12x()
[all …]
/art/libdexfile/dex/
Ddex_instruction_test.cc84 ASSERT_EQ(4, ins->VRegA()); in TEST()
122 ASSERT_EQ(4, ins->VRegA()); in TEST()
Ddex_instruction-inl.h91 inline int32_t Instruction::VRegA() const { in VRegA() function
92 return VRegA(FormatOf(Opcode()), Fetch16(0)); in VRegA()
95 inline int32_t Instruction::VRegA(Format format, uint16_t inst_data) const { in VRegA() function
Ddex_instruction.h297 ALWAYS_INLINE int32_t VRegA() const;
298 ALWAYS_INLINE int32_t VRegA(Format format, uint16_t inst_data) const;
/art/compiler/dex/
Dinline_method_analyser.cc191 return base_mask << const0->VRegA(); in GetZeroVRegMask()
533 DCHECK_LT(instruction->VRegA(), code_item->RegistersSize()); in AnalyseConstMethod()
534 if (instruction->VRegA() != return_reg) { in AnalyseConstMethod()
/art/runtime/verifier/
Dmethod_verifier.cc1171 result = result && CheckRegisterIndex(inst->VRegA()); in VerifyInstruction()
1174 result = result && CheckWideRegisterIndex(inst->VRegA()); in VerifyInstruction()
1245 uint32_t v_a = dchecked_integral_cast<uint32_t>(inst->VRegA()); in VerifyInstruction()
1262 inst->VRegA() <= 0) { in VerifyInstruction()
1263 Fail(VERIFY_ERROR_BAD_CLASS_HARD) << "invalid arg count (" << inst->VRegA() << ") in " in VerifyInstruction()
1267 result = result && CheckVarArgRangeRegs(inst->VRegA(), inst->VRegC()); in VerifyInstruction()
2283 prev_inst.VRegA(), in CodeFlowVerifyInstruction()
2314 if (prev_inst.VRegA() == inst->VRegA_11x()) { in CodeFlowVerifyInstruction()
2316 prev2_inst.VRegA(), in CodeFlowVerifyInstruction()
2319 } else if (prev2_inst.VRegA() == inst->VRegA_11x()) { in CodeFlowVerifyInstruction()
[all …]
Dregister_line.cc52 const size_t args_count = inst->VRegA(); in GetInvocationThis()
/art/runtime/interpreter/
Dinterpreter_switch_impl-inl.h1952 ALWAYS_INLINE int32_t A() { return inst_->VRegA(kFormat, inst_data_); } in A()
/art/runtime/entrypoints/quick/
Dquick_trampoline_entrypoints.cc2376 DCHECK_EQ(ArtMethod::NumArgRegisters(shorty) + 1u, (uint32_t)inst.VRegA()); in artInvokePolymorphic()