Searched refs:riscv64 (Results 1 – 25 of 54) sorted by relevance
123
30 namespace riscv64 {33 (1 << art::riscv64::RA); // Return address37 (1 << art::riscv64::S0) | (1 << art::riscv64::S2) | (1 << art::riscv64::S3) |38 (1 << art::riscv64::S4) | (1 << art::riscv64::S5) | (1 << art::riscv64::S6) |39 (1 << art::riscv64::S7) | (1 << art::riscv64::S8) | (1 << art::riscv64::S9) |40 (1 << art::riscv64::S10) | (1 << art::riscv64::S11);46 (1 << art::riscv64::A1) | (1 << art::riscv64::A2) | (1 << art::riscv64::A3) |47 (1 << art::riscv64::A4) | (1 << art::riscv64::A5) | (1 << art::riscv64::A6) |48 (1 << art::riscv64::A7);51 (1 << art::riscv64::T0) | (1 << art::riscv64::T1) | (1 << art::riscv64::T2) |[all …]
22 namespace riscv64 { namespace
29 namespace riscv64 {
34 namespace riscv64 {116 friend class riscv64::Riscv64Assembler;117 friend class riscv64::Riscv64Label;
35 namespace riscv64 {58 constexpr riscv64::Riscv64ManagedRegister AsRiscv64() const;
28 namespace riscv64 {125 constexpr inline riscv64::Riscv64ManagedRegister ManagedRegister::AsRiscv64() const { in AsRiscv64()126 riscv64::Riscv64ManagedRegister reg(id_); in AsRiscv64()
208 id: "qemu-riscv64-ndebug"214 builder: "qemu-riscv64-ndebug"218 id: "qemu-riscv64-ndebug-build_only"224 builder: "qemu-riscv64-ndebug-build_only"281 triggers: "qemu-riscv64-ndebug"282 triggers: "qemu-riscv64-ndebug-build_only"315 triggers: "qemu-riscv64-ndebug"316 triggers: "qemu-riscv64-ndebug-build_only"349 triggers: "qemu-riscv64-ndebug"350 triggers: "qemu-riscv64-ndebug-build_only"[all …]
25 namespace riscv64 {
26 namespace riscv64 {
117 return riscv64::CriticalNativeAbiFixupRiscv64::kCriticalNativeAbiFixupRiscv64PassName; in OptimizationPassName()119 return riscv64::InstructionSimplifierRiscv64::kInstructionSimplifierRiscv64PassName; in OptimizationPassName()319 opt = new (allocator) riscv64::CriticalNativeAbiFixupRiscv64(graph, stats); in ConstructOptimizations()323 opt = new (allocator) riscv64::InstructionSimplifierRiscv64(graph, stats); in ConstructOptimizations()
24 namespace riscv64 { namespace
30 namespace riscv64 {
33 #define RUNTIME_CONTEXT_TYPE riscv64::Riscv64Context
235 riscv64: {237 "jni/quick/riscv64/calling_convention_riscv64.cc",242 "utils/riscv64/assembler_riscv64.cc",243 "utils/riscv64/jni_macro_assembler_riscv64.cc",244 "utils/riscv64/managed_register_riscv64.cc",511 riscv64: {513 "utils/riscv64/managed_register_riscv64_test.cc",594 riscv64: {596 "utils/riscv64/assembler_riscv64_test.cc",597 "utils/riscv64/jni_macro_assembler_riscv64_test.cc",
23 namespace riscv64 {
62 return new riscv64::DisassemblerRiscv64(options); in Create()
90 if [[ "$TARGET_ARCH" =~ ^(arm64|riscv64)$ ]]; then
60 usr/lib/riscv64-linux-gnu/opensbi/generic/fw_jump.elf107 (qemu-system-riscv64 \
86 using type = riscv64::Riscv64CalleeSaveFrame;
118 riscv64::Riscv64CalleeSaveFrame::GetCoreSpills(CalleeSaveType::kSaveAllCalleeSaves); in NterpGetFrameEntrySize()119 fp_spills = riscv64::Riscv64CalleeSaveFrame::GetFpSpills(CalleeSaveType::kSaveAllCalleeSaves); in NterpGetFrameEntrySize()
151 return riscv64::GetCriticalNativeStubFrameSize(shorty); in artCriticalNativeFrameSize()188 return riscv64::GetCriticalNativeDirectCallFrameSize(shorty); in artCriticalNativeFrameSize()
20 ART_TARGET_SUPPORTED_ARCH := arm arm64 riscv64 x86 x86_64
71 new (allocator) riscv64::Riscv64ManagedRuntimeCallingConvention( in Create()172 new (allocator) riscv64::Riscv64JniCallingConvention( in Create()