| /art/runtime/interpreter/mterp/x86_64ng/ |
| D | arithmetic.S | 67 sarl $$4, %ecx # rcx <- B
129 sarl $$4, %eax # eax <- B
227 sarl $$4, rINST # rINST <- B
246 sarl $$4, %eax # eax <- B
291 sarl $$4, rINST # rINST <- B
306 sarl $$4, rINST # rINST <- B
332 sarl $$4, %ecx # ecx <- B
337 $instr # ex: sarl %cl, %eax
341 $instr # ex: sarl %cl, %eax
353 sarl $$4,rINST # rINST <- B
[all …]
|
| D | floating_point.S | 43 sarl $$4, rINST # rINST <- B
76 sarl $$4, rINST # rINST<- B
193 sarl $$4, rINST # rINST <- B
226 sarl $$4, rINST # rINST <- B
|
| D | other.S | 20 sarl MACRO_LITERAL(4), %eax
198 sarl $$4, rINST # rINST <- B
|
| D | control_flow.S | 11 sarl $$4, rINST # rINST <- B
|
| D | array.S | 116 sarl $$4, rINST # rINST <- B
|
| D | main.S | 286 sarl $$COMPACT_CODE_ITEM_REGISTERS_SIZE_SHIFT, \registers
289 sarl $$COMPACT_CODE_ITEM_OUTS_SIZE_SHIFT, \outs
293 sarl $$COMPACT_CODE_ITEM_INS_SIZE_SHIFT, \ins
297 sarl $$COMPACT_CODE_ITEM_INS_SIZE_SHIFT, %r11d
1580 sarl $$4, %ecx # ecx <- B
1956 sarl $$4,%esi # esi<- B
1978 sarl $$4, rINST
2025 sarl $$4, %ecx # ecx <- B
|
| D | object.S | 93 sarl $$4,%edi # edi<- B
|
| /art/runtime/interpreter/mterp/x86ng/ |
| D | arithmetic.S | 61 sarl $$4, %ecx # ecx <- B
93 sarl $$4, %eax # eax <- B
187 sarl $$4, rINST # rINST <- B
206 sarl $$4, %eax # eax <- B
256 sarl $$4, %ecx # ecx<- B
275 sarl $$4, rINST # rINST <- B
335 sarl $$4, %ecx # ecx <- B
339 $instr # ex: sarl %cl, %eax
350 sarl $$4,rINST # rINST <- B
493 sarl $$4, %eax # eax <- B
[all …]
|
| D | floating_point.S | 43 sarl $$4, rINST # rINST <- B
76 sarl $$4, rINST # rINST<- B
193 sarl $$4, rINST # rINST <- B
226 sarl $$4, rINST # rINST <- B
|
| D | other.S | 20 sarl MACRO_LITERAL(4), %eax
215 sarl $$4, rINST # rINST <- B
|
| D | control_flow.S | 11 sarl $$4, rINST # rINST <- B
|
| D | object.S | 45 sarl $$4,%eax # eax<- B
|
| D | main.S | 335 sarl $$COMPACT_CODE_ITEM_REGISTERS_SIZE_SHIFT, \registers
338 sarl $$COMPACT_CODE_ITEM_OUTS_SIZE_SHIFT, \outs
342 sarl $$COMPACT_CODE_ITEM_INS_SIZE_SHIFT, \ins
346 sarl $$COMPACT_CODE_ITEM_INS_SIZE_SHIFT, %eax
1630 sarl $$4, %ecx # ecx <- B
1703 sarl $$4, %ecx # ecx <- B
2029 sarl $$4, %ecx # ecx<- B
2055 sarl $$4, rINST
2105 sarl $$4, %ecx # ecx <- B
|
| D | array.S | 118 sarl $$4, rINST # rINST <- B
|
| /art/compiler/utils/x86/ |
| D | assembler_x86.h | 838 void sarl(Register reg, const Immediate& imm);
839 void sarl(Register operand, Register shifter);
840 void sarl(const Address& address, const Immediate& imm);
841 void sarl(const Address& address, Register shifter);
|
| D | assembler_x86.cc | 3451 void X86Assembler::sarl(Register reg, const Immediate& imm) { in sarl() function in art::x86::X86Assembler
3456 void X86Assembler::sarl(Register operand, Register shifter) { in sarl() function in art::x86::X86Assembler
3461 void X86Assembler::sarl(const Address& address, const Immediate& imm) { in sarl() function in art::x86::X86Assembler
3466 void X86Assembler::sarl(const Address& address, Register shifter) { in sarl() function in art::x86::X86Assembler
|
| /art/compiler/utils/x86_64/ |
| D | assembler_x86_64.h | 900 void sarl(CpuRegister reg, const Immediate& imm);
901 void sarl(CpuRegister operand, CpuRegister shifter);
|
| D | assembler_x86_64_test.cc | 741 assembler->sarl(reg, shifter); in sarl_fn()
752 …DriverStr(RepeatrI(&x86_64::X86_64Assembler::sarl, /*imm_bytes*/ 1U, "sarl ${imm}, %{reg}"), "sarl… in TEST_F()
|
| D | assembler_x86_64.cc | 4785 void X86_64Assembler::sarl(CpuRegister reg, const Immediate& imm) { in sarl() function in art::x86_64::X86_64Assembler
4790 void X86_64Assembler::sarl(CpuRegister operand, CpuRegister shifter) { in sarl() function in art::x86_64::X86_64Assembler
|
| /art/compiler/optimizing/ |
| D | code_generator_x86.cc | 4175 __ sarl(num, Immediate(shift)); in DivByPowerOfTwo() local
4233 __ sarl(edx, Immediate(shift)); in GenerateDivRemWithAnyConstant() local
4755 __ sarl(temp, Immediate(31)); in VisitAbs() local
4900 __ sarl(first_reg, second_reg); in HandleShift() local
4913 __ sarl(first_reg, imm); in HandleShift() local
4998 __ sarl(high, Immediate(31)); in GenerateShrLong() local
5003 __ sarl(high, Immediate(31)); in GenerateShrLong() local
5004 __ sarl(low, Immediate(shift - 32)); in GenerateShrLong() local
5008 __ sarl(high, Immediate(shift)); in GenerateShrLong() local
5015 __ sarl(loc.AsRegisterPairHigh<Register>(), shifter); in GenerateShrLong() local
[all …]
|
| D | code_generator_x86_64.cc | 4324 __ sarl(tmp, Immediate(shift)); in DivByPowerOfTwo() local
4397 __ sarl(edx, Immediate(shift)); in GenerateDivRemWithAnyConstant() local
4860 __ sarl(mask, Immediate(31)); in VisitAbs() local
4984 __ sarl(first_reg, second_reg); in HandleShift() local
4993 __ sarl(first_reg, imm); in HandleShift() local
5383 __ sarl(value.AsRegister<CpuRegister>(), Immediate(16)); in Bswap() local
|
| D | intrinsics_x86.cc | 260 __ sarl(out, Immediate(16)); in GenReverseBytes() local
|