Home
last modified time | relevance | path

Searched refs:tiled (Results 1 – 11 of 11) sorted by relevance

/hardware/google/gfxstream/codegen/vulkan/vulkan-docs-next/appendices/
DVK_EXT_shader_image_atomic_int64.adoc37 64-bit integer atomic support is guaranteed for optimally tiled images with
DVK_ANDROID_external_memory_android_hardware_buffer.adoc109 Implementations are not required to support linear-tiled images backed by
/hardware/qcom/display/msm8996/libgralloc/
Dalloc_controller.cpp720 int& alignedw, int &alignedh, int& tiled, unsigned int& size) in getBufferAttributes() argument
722 tiled = isUBwcEnabled(format, usage) || isMacroTileEnabled(format, usage); in getBufferAttributes()
/hardware/google/gfxstream/codegen/vulkan/vulkan-docs-next/proposals/
DVK_EXT_legacy_dithering.adoc92 - Costly on non-tiled-based hardware both in memory and performance.
DVK_QCOM_tile_properties.adoc14 Adreno GPUs uses a rendering technique called tiled rendering. In this technique, the attachments a…
/hardware/google/gfxstream/third-party/astc-encoder/Source/
Dtinyexr.h166 int tiled; // tile format image member
212 int tiled; member
10504 if (version->tiled && attr_name.compare("tiles") == 0) { in ParseEXRHeader()
10867 if (exr_header->tiled) { in DecodeChunk()
11272 } else if (exr_header->tiled) { in DecodeEXRImage()
11568 if (exr_header.tiled) { in LoadEXRWithLayer()
11635 if (exr_header.tiled) { in LoadEXRWithLayer()
11743 exr_header->tiled = version->tiled; in ParseEXRHeaderFromMemory()
11813 if (exr_header.tiled) { in LoadEXRFromMemory()
11879 if (exr_header.tiled) { in LoadEXRFromMemory()
[all …]
/hardware/google/gfxstream/guest/mesa/src/util/format/
Du_format.csv419 # between tiled Y8 data and tiled R8 data.
/hardware/google/gfxstream/codegen/vulkan/vulkan-docs-next/
DChangeLog.adoc12062 multisampled images must be two-dimensional, optimally tiled, and
12561 Correct all the draw/dispatch commands to mention optimally tiled
12562 images as well as linear tiled images, and say image VIEWS instead
/hardware/interfaces/neuralnetworks/1.2/
Dtypes.hal4308 * * 0: A tiled tensor of the same {@link OperandType} and rank as `input`.
/hardware/interfaces/neuralnetworks/1.3/
Dtypes.hal4550 * * 0: A tiled tensor of the same {@link OperandType} and rank as `input`.
/hardware/google/gfxstream/codegen/vulkan/vulkan-docs-next/chapters/
Drenderpass.adoc1339 dependency may: be merged into a single tiled rendering pass, keeping the