Home
last modified time | relevance | path

Searched refs:vixl32 (Results 1 – 11 of 11) sorted by relevance

/art/compiler/utils/arm/
Dassembler_arm_vixl.h35 namespace vixl32 = vixl::aarch32; variable
40 inline dwarf::Reg DWARFReg(vixl32::Register reg) { in DWARFReg()
44 inline dwarf::Reg DWARFReg(vixl32::SRegister reg) { in DWARFReg()
68 class ArmVIXLMacroAssembler final : public vixl32::MacroAssembler {
75 : vixl32::MacroAssembler(ArmVIXLMacroAssembler::kDefaultCodeBufferCapacity) {} in ArmVIXLMacroAssembler()
86 void CompareAndBranchIfZero(vixl32::Register rn,
87 vixl32::Label* label,
89 void CompareAndBranchIfNonZero(vixl32::Register rn,
90 vixl32::Label* label,
103 void (func_name)(vixl32::Register rd, vixl32::Register rn, const vixl32::Operand& operand) { \
[all …]
Dassembler_arm_vixl.cc39 extern const vixl32::Register tr(TR);
41 extern const vixl32::Register mr(MR);
71 void ArmVIXLAssembler::MaybePoisonHeapReference(vixl32::Register reg) { in MaybePoisonHeapReference()
77 void ArmVIXLAssembler::MaybeUnpoisonHeapReference(vixl32::Register reg) { in MaybeUnpoisonHeapReference()
83 void ArmVIXLAssembler::GenerateMarkingRegisterCheck(vixl32::Register temp, int code) { in GenerateMarkingRegisterCheck()
86 vixl32::Label mr_is_ok; in GenerateMarkingRegisterCheck()
97 void ArmVIXLAssembler::LoadImmediate(vixl32::Register rd, int32_t value) { in LoadImmediate()
146 vixl32::Register temp, in AdjustLoadStoreOffset()
147 vixl32::Register base, in AdjustLoadStoreOffset()
231 vixl32::Register reg, in StoreToOffset()
[all …]
Djni_macro_assembler_arm_vixl.cc30 namespace vixl32 = vixl::aarch32;
124 ___ Vpush(SRegisterList(vixl32::SRegister(first), POPCOUNT(fp_spill_mask))); in BuildFrame()
195 ___ Vpop(SRegisterList(vixl32::SRegister(first), POPCOUNT(fp_spill_mask))); in RemoveFrame()
228 vixl32::Register temp = temps.Acquire(); in RemoveFrame()
240 ___ Bx(vixl32::lr); in RemoveFrame()
330 vixl32::Register reg = temps.Acquire(); in StoreStackPointerToThread()
509 ___ Vstr(vixl32::DRegister(sreg / 2u), MemOperand(sp, frame_offset)); in MoveArguments()
512 vixl32::Register base_reg; in MoveArguments()
533 DRegisterList dreg_list(vixl32::DRegister(start_sreg / 2u), dreg_count); in MoveArguments()
537 SRegisterList sreg_list(vixl32::SRegister(start_sreg), sreg_count); in MoveArguments()
[all …]
Djni_macro_assembler_arm_vixl.h156 void Load(ArmManagedRegister dest, vixl32::Register base, int32_t offset, size_t size);
175 vixl32::Label,
178 vixl32::Label* AsArm() { in AsArm()
/art/compiler/optimizing/
Dintrinsics_arm_vixl.cc99 vixl32::Register src_curr_addr = RegisterFrom(locations->GetTemp(0)); in EmitNativeCode()
100 vixl32::Register dst_curr_addr = RegisterFrom(locations->GetTemp(1)); in EmitNativeCode()
101 vixl32::Register src_stop_addr = RegisterFrom(locations->GetTemp(2)); in EmitNativeCode()
102 vixl32::Register tmp = RegisterFrom(locations->GetTemp(3)); in EmitNativeCode()
106 vixl32::Label loop; in EmitNativeCode()
262 vixl32::Register out = RegisterFrom(locations->Out()); in GenNumberOfLeadingZeros()
267 vixl32::Register in_reg_lo = LowRegisterFrom(in); in GenNumberOfLeadingZeros()
268 vixl32::Register in_reg_hi = HighRegisterFrom(in); in GenNumberOfLeadingZeros()
269 vixl32::Label end; in GenNumberOfLeadingZeros()
270 vixl32::Label* final_label = codegen->GetFinalLabel(invoke, &end); in GenNumberOfLeadingZeros()
[all …]
Dcode_generator_vector_arm_vixl.cc20 namespace vixl32 = vixl::aarch32;
21 using namespace vixl32; // NOLINT(build/namespaces)
56 vixl32::DRegister dst = DRegisterFrom(locations->Out()); in VisitVecReplicateScalar()
94 vixl32::DRegister src = DRegisterFrom(locations->InAt(0)); in VisitVecExtractScalar()
136 vixl32::DRegister src = DRegisterFrom(locations->InAt(0)); in VisitVecReduce()
137 vixl32::DRegister dst = DRegisterFrom(locations->Out()); in VisitVecReduce()
173 vixl32::DRegister src = DRegisterFrom(locations->InAt(0)); in VisitVecNeg()
174 vixl32::DRegister dst = DRegisterFrom(locations->Out()); in VisitVecNeg()
202 vixl32::DRegister src = DRegisterFrom(locations->InAt(0)); in VisitVecAbs()
203 vixl32::DRegister dst = DRegisterFrom(locations->Out()); in VisitVecAbs()
[all …]
Dcode_generator_arm_vixl.cc56 namespace vixl32 = vixl::aarch32;
57 using namespace vixl32; // NOLINT(build/namespaces)
85 using RegisterList = vixl32::RegisterList;
116 static inline bool CanEmitNarrowLdr(vixl32::Register rt, vixl32::Register rn, uint32_t offset) { in CanEmitNarrowLdr()
122 EmitAdrCode(ArmVIXLMacroAssembler* assembler, vixl32::Register rd, vixl32::Label* label) in EmitAdrCode()
145 vixl32::Register rd_;
146 vixl32::Label* const label_;
187 __ Vstr(vixl32::SRegister(first), MemOperand(sp, stack_offset)); in SaveContiguousSRegisterList()
191 __ Vstr(vixl32::SRegister(first++), MemOperand(sp, stack_offset)); in SaveContiguousSRegisterList()
202 vixl32::DRegister d_reg = vixl32::DRegister(first / 2); in SaveContiguousSRegisterList()
[all …]
Doptimizing_cfi_test.cc34 namespace vixl32 = vixl::aarch32;
165 using vixl32::r0; in TEST_ISA()
175 vixl32::Label target; in TEST_ISA()
179 __ Ldr(r0, vixl32::MemOperand(r0)); in TEST_ISA()
Dcode_generator_arm_vixl.h206 VIXLInt32Literal *lit = new VIXLInt32Literal(0, vixl32::RawLiteral::kManuallyPlaced); in JumpTableARMVIXL()
355 void Exchange(vixl32::Register reg, int mem);
433 vixl32::Register class_reg);
520 /*out*/ vixl32::Register* scratch);
525 /*out*/ vixl32::Register* scratch);
648 vixl32::Label* GetFinalLabel(HInstruction* instruction, vixl32::Label* final_label);
893 vixl::aarch32::Register temp = vixl32::Register());
904 void MaybeGenerateInlineCacheCheck(HInstruction* instruction, vixl32::Register klass);
Dscheduler_arm.cc445 SBC, High32Bits(value + 1), vixl32::FlagsUpdate::SetFlags)) { in CanGenerateTest()
449 SBC, High32Bits(value), vixl32::FlagsUpdate::SetFlags)) { in CanGenerateTest()
/art/test/642-fp-callees/
Dinfo.txt1 Regression test for vixl32 backend, which used to incorrectly